DARE + Application ASIC, Hardened DSP IP and Tools

Gerard Rauwerda, CTO & co-founder Gerard.Rauwerda@recoresystems.com



Recore Systems BV

P.O. Box 77, 7500 AB, Enschede, The Netherlands ' +31 53 4753 000 7 +31 53 4753 009 info@recoresystems.com

Multi-core DSP for payload processing

n ESA TRP activities:

n MPPB

RECORE

- Feasibility/benchmark study for next generation multi-core DSP for space applications (Jan '09 – Aug '12)
- n DARE+
 - Rad.-hard prototyping of MPPB elements in DARE180 (Jul '11 – Dec '13)
- **n** ESA NPI activity:
 - Development of methodologies and tools for predictable, real-time LEON/DSP-based embedded systems (2011 – 2013)
 - Performed by Politecnico di Milano (Polimi)
 - **n** Supported by Recore Systems / MPPB
- **n** ESA CTP activity:

n Scalable Sensor Data Processor (2014-)



Step-wise approach

- **n** Leave proven concepts alone: GPP subsystem
 - Leon2, SpaceWire, ...
- Test-drive multi-core reliability concept: small fault-tolerant DSP subsystem
 - NoC-based Xentium DSP multi-core
 - Heterogeneous and scalable
- Step 1: FPGA prototype
- Step 2: Rad.-hard prototype IC
- Step 3: Rad.-hard multi-core DSP IC





Step 1 - MPPB FUNCTIONAL PROTOTYPE

© 2014 Recore Systems BV

Confidential

MPPB architecture

n Xentium-based DSP subsystem

- Network-on-Chip (NoC)
- 2 Xentium DSP core
- Memory Tile
- DMA controller
- High speed interfaces
- ADC/DAC interfaces

n DDR

- **n** Leon-based GPP subsystem
 - AMBA Bus system (AHB/APB)
 - SpW RMAP
 - n DDR, Flash
 - Standard peripherals



Confidential



MPPB features on a Xilinx Virtex-5 FPGA

- n 50 MHz system clock
- n 2 Xentium tiles (@ 50MHz)
 - n 2×200 16-bit MMAC/s
 - n 2×100 32-bit MMAC/s
 - n 2×100 16-bit complex MMAC/s
 - n 2×32 KB data memory
 - n 2×32 KB instruction cache
- n 1 Leon2 processor (@ 50MHz)
 - n 32-bit SPARC V8
 - Debug Support Unit / UART
- n Network-on-Chip (@ 50MHz)
 - 32-bit packet-switched
 - n 1.6 Gbps per link
 - n In each direction

- n Memories
 - n 256 KB memory tile on NoC
 - n 256 MB SDRAM on NoC
 - n 256 MB SDRAM on AHB
 - n 128 MB Flash on AHB
- SpaceWire (100 Mbps link)
 - a 3 SpW-NoC interfaces
 - n 1 including RMAP-target
- n Gigabit interface
 - n 1.1 Gbps full-duplex
 - Aurora link layer protocol
- ADC/DAC-NoC interface
 - Configurable sampling rate
 - n 14-bit, 40 MS/s, ADC
 - n 12-bit, 40 MS/s, DAC



MPPB Processing Unit

- **n** Fully operational
- Ready for evaluation and software development
- a MPPB boxes delivered to ESA/ESTEC



MPPB architecture On-chip interconnect



Confidential

ZUT4 Recore 3

NoC subsystem



- n 32-bit data links
- n 5 port routers
- n 4 services, priority based
 - for throughput and latency guarantees
- Memory mapped communication protocol layer
- **n** X-Y routing
 - Deadlock free



MPPB architecture **High-speed interfaces**



© 2014 Recore Systems BV

RECORE

Confidential

MPPB architecture **Data Memories**



© 2014 Recore Systems BV

11

Confidential

MPPB architecture **Processing cores**

Confidential



© 2014 Recore Systems BV



Xentium DSP Core

- n Programmable high-performance DSP core
 - VLIW architecture with
 10 parallel execution units
- n Data precision
 - n 32/40-bit fixed-point data path
 - n 16-bit SIMD
- n Features
 - Single-cycle data memory latency
 - Single-cycle instruction cache latency
 - Short 3-cycle pipeline
 - HW Loop buffer
 - Register bypassing
 - Efficient complex MAC execution: 2 16-bit complex MACs/cycle



© 2014 Recore Systems BV

Xentium - datapath parallel execution units

5 register files

RECORE

2 data load/store units



Xentium[®] software development flow



- **n** Xentium C compiler
 - n ANSI/ISO-standard C
 - Built-in functions for Xentium specific operations
 - Mix C and assembly functions calls

Xentium assembler

- n Clean and readable
- Extensive built-in preprocessor
- Standard assembler directives
- Compile, assemble & link
 a program in a single step
- Xentium instruction set simulator
 - Trace program execution
 - Interactive debugging
 - Program profiling
- n Xentium Eclipse Plug-in
 - Integrates command line Xentium tools into the Eclipse C/C++ IDE

Confidential

RECORE

^{© 2014} Recore Systems BV



Xentium Studio software development tools

	Integrated Development Environment (IDE)		
Software Development Tools	Graphic tools integration	Graphical Debugger	
	Compiler-chain Compiler Assembler / Linker	Debugger	Compiler libraries
·	Binary utilities Archiver, readelf, objcopy, etc.	Simulator (Instruction Set Simulator)	Standard C Compiler Run-Time Floating-point
Hardware Interfacing Components	Loading To memory, flash,	Debugging HW interfacing	
	Hardware Development boards, etc.		-

© 2014 Recore Systems BV

Integrated toolchain

- **n** Xentium binaries linked to LEON executable
- n LEON executable uploaded to the platform in SREC format



RECORE