

DARE+ Application ASIC, Hardened DSP IP and Tools

Gerard Rauwerda, CTO & co-founder
Gerard.Rauwerda@recoresystems.com



RECORE

Recore Systems BV
P.O. Box 77, 7500 AB,
Enschede, The Netherlands
+31 53 4753 000
7 +31 53 4753 009
info@recoresystems.com
www.recoresystems.com

Multi-core DSP for payload processing

- n ESA TRP activities:
 - n MPPB
 - n Feasibility/benchmark study for next generation multi-core DSP for space applications (Jan '09 – Aug '12)
 - n DARE+
 - n Rad.-hard prototyping of MPPB elements in DARE180 (Jul '11 – Dec '13)
- n ESA NPI activity:
 - n Development of methodologies and tools for predictable, real-time LEON/DSP-based embedded systems (2011 – 2013)
 - n Performed by Politecnico di Milano (Polimi)
 - n Supported by Recore Systems / MPPB
- n ESA CTP activity:
 - n Scalable Sensor Data Processor (2014-)



Step-wise approach


- n Leave proven concepts alone: GPP subsystem
 - n Leon2, SpaceWire, ...

- n Test-drive multi-core reliability concept: small fault-tolerant DSP subsystem
 - n NoC-based Xentium DSP multi-core
 - n Heterogeneous and scalable

Step 1: FPGA prototype

Step 2: Rad.-hard prototype IC

Step 3: Rad.-hard multi-core DSP IC



Step 1 - MPPB

FUNCTIONAL PROTOTYPE


MPPB architecture

n Xentium-based DSP subsystem

- n Network-on-Chip (NoC)
- n 2 Xentium DSP core
- n Memory Tile
- n DMA controller
- n High speed interfaces
- n ADC/DAC interfaces
- n DDR


n Leon-based GPP subsystem

- n AMBA Bus system (AHB/APB)
- n SpW RMAP
- n DDR, Flash
- n Standard peripherals



MPPB features on a Xilinx Virtex-5 FPGA

- n 50 MHz system clock
- n 2 Xentium tiles (@ 50MHz)
 - n 2×200 16-bit MMAC/s
 - n 2×100 32-bit MMAC/s
 - n 2×100 16-bit complex MMAC/s
 - n 2×32 KB data memory
 - n 2×32 KB instruction cache
- n 1 Leon2 processor (@ 50MHz)
 - n 32-bit SPARC V8
 - n Debug Support Unit / UART
- n Network-on-Chip (@ 50MHz)
 - n 32-bit packet-switched
 - n 1.6 Gbps per link
 - n In each direction
- n Memories
 - n 256 KB memory tile on NoC
 - n 256 MB SDRAM on NoC
 - n 256 MB SDRAM on AHB
 - n 128 MB Flash on AHB
- n SpaceWire (100 Mbps link)
 - n 3 SpW-NoC interfaces
 - n 1 including RMAP-target
- n Gigabit interface
 - n 1.1 Gbps full-duplex
 - n Aurora link layer protocol
- n ADC/DAC-NoC interface
 - n Configurable sampling rate
 - n 14-bit, 40 MS/s, ADC
 - n 12-bit, 40 MS/s, DAC




MPPB Processing Unit

- n Fully operational
- n Ready for evaluation and software development
- n 3 MPPB boxes delivered to ESA/ESTEC




MPPB architecture

On-chip interconnect




NoC subsystem

- n Packet-switched routing
- n 32-bit data links
- n 5 port routers
- n 4 services, priority based
 - n for throughput and latency guarantees
- n Memory mapped communication protocol layer
- n X-Y routing
 - n Deadlock free




MPPB architecture

High-speed interfaces




MPPB architecture

Data Memories



MPPB architecture

Processing cores




Xentium DSP Core

- n Programmable high-performance DSP core
 - n VLIW architecture with 10 parallel execution units

- n Data precision
 - n 32/40-bit fixed-point data path
 - n 16-bit SIMD


- n Features
 - n Single-cycle data memory latency
 - n Single-cycle instruction cache latency
 - n Short 3-cycle pipeline
 - n HW Loop buffer
 - n Register bypassing
 - n Efficient complex MAC execution: 2 16-bit complex MACs/cycle




Xentium - datapath parallel execution units

5 register files

2 data load/store units



software development flow



- n Xentium C compiler
 - n ANSI/ISO-standard C
 - n Built-in functions for Xentium specific operations
 - n Mix C and assembly functions calls
- n Xentium assembler
 - n Clean and readable
 - n Extensive built-in preprocessor
 - n Standard assembler directives
- n Compile, assemble & link a program in a single step
- n Xentium instruction set simulator
 - n Trace program execution
 - n Interactive debugging
 - n Program profiling
- n Xentium Eclipse Plug-in
 - n Integrates command line Xentium tools into the Eclipse C/C++ IDE

Xentium Studio software development tools

Integrated Development Environment (IDE)

Software Development Tools

Graphic tools integration

Graphical Debugger

Compiler-chain

Compiler
Assembler / Linker

Debugger

Compiler libraries

Standard C
Compiler Run-Time
Floating-point

Binary utilities

Archiver, readelf, objcopy, etc.

Simulator

(Instruction Set Simulator)

Hardware Interfacing Components

Loading

To memory, flash, ...

Debugging

HW interfacing

Hardware

Development boards, etc.

Integrated toolchain

- n Xentium binaries linked to LEON executable
- n LEON executable uploaded to the platform in SREC format

