

ESA Workshop on Avionics Data, Control and Software Systems (ADCSS)

Multi-Core Processors for Space Applications (MCPSA)

25-27 October 2011, ESTEC

Evaluation of the Multi-Core Technology for Demanding Space Applications

P. Behr, I. Haulsen, S. Pletner, R. van Kampenhout

Seite 1



European Space Agency

MUSE – Evaluation of the MULti-Core Architecture for tracking SEnsor in Space

Objectives of the project:

- target technology evaluation
- requirement definition
- > specification of system architecture (incl. FDIR)
- Software architecture and algorithms
- hardware implementation and system integration
- setup of demonstration and evaluation scenario
- system evaluation





Criteria for Processor Selection:

- ✓ multi-core (8-16 cores)
- ✓ embedded design (SoC)
- ✓ performance (on-chip interconnect, FPU)
- ✓ memory interface
- ✓ I/O interfaces (standard, high speed)
- ✓ SOI technology
- ✓ power dissipation (mW/MIPS)
- ✓ power save functions
- ✓ availability (long term, ITAR free)

PowerPC Multi-Core Processor QorlQ P4080





Target Technology



Target Technology

Technology	8 core multi-core processor,45nm SOI process clock frequency 1,5 GHz,1295-pin FBGA
Cache	1st Level: 32 Kbyte code, 32 Kbyte data 2nd Level: 2 x 128 Kbyte back side 3rd Level: 2 x 1 Mbyte with ECC front side
CoreNet Switch Fabric	cache-coherent crossbar interconnect
Memory Management	MMU for each core PAMU for the I/O channels
Main Memory	2 separate memory controllers for DDR2/3 SDRAM 32/64 bit data bus with ECC, up to 1.6 GHz clock
High Speed Interconnect	3 PCI express® 2.0 controller 2 serial RapidIO controller
Ethernet	8 x 10/100/1000 Ethernet controller 2 x 10GE controller classification/policing H/W queuing, policing, buffer management, checksum offload, QoS, lossless flow control, IEEE® 1588, SGMII/XAUI
Data Path Acceleration	10Gb/s IP forwarding, 64B packets SEC 4.0: 10Gb/s IPSec, 1456B packets PME 2.0: 10Gb/s IDS, 1456B packets

Main features of the P4080 Processor





System Architecture



Redundancy and I/O Structure of the MUSE High Performance Processing Node (HPPN)





FIRST

Hardware Structure



© Frauphofor EIDCT 201

Error Detection and Error Handling

- System level \rightarrow 1002d system
- Multi-Core P4080 \rightarrow redundant computations
- Caches
- Node memory
- Flash memory
- FPGA
- Control output \bullet

- \rightarrow EDC (L3) and parity (L1, L2)
- \rightarrow redundant memory banks with EDC
- \rightarrow RAD Hard, redundant copies with CRC
- \rightarrow radiation tolerant (TMR)
- \rightarrow synchronizing voter (FPGA)
- Hardware watch-dog for unspecific errors in HW or SW
- Monitoring of all supply voltages, currents and temperatures
- Default error handling by node RESET and node-switch





- Process- and task level redundancy:
 - Compute intensive: no redundancy (plausibility check)
 - Mission critical: dual mode redundancy (compare and restart)
 - Mission critical + real time: triple mode redundancy (synchronized voting)
- Diagnoses tasks for self checking of the nodes
- > Hardware watchdog for heartbeat control:
 - Diagnoses- and application tasks \rightarrow supervisor process (replicated)
 - Supervisor process \rightarrow re-triggers hardware watchdog (TMR FPGA logic)
- > Dual node concept (Worker/Monitor)
 - Software RESET and node-switch for all detected errors not handled locally
 - Outage time can be optimized by continuously sending actual state information to the monitor node (task-specific)





Assembly



© Fraunhofer FIRST 2011

DLR

FIRST

Assembly



Thank you for your attention!

Contact and further information:

Thomas Wolf Thomas.Wolf@dlr.de Samuel Pletner samuel.pletner@first.fraunhofer.de Reinier van Kampenhout j.r.van.kampenhout@first.fraunhofer.de Peter Behr peter.behr@first.fraunhofer.de

Fraunhofer FIRST Department Embedded Systems http://www.first.fraunhofer.de/EST





Seite 13







- Microsemi (Actel) A3PE3000L
 - 3 Mio. System gates in 75.264 VersaTiles
 - 341 single-ended I/Os / 168 differential I/Os
 - Flash-based configuration memory
 - Low power consumption
- Pin and design compatible space version available (RT3PE3000L)
- SEU immune Flash memory
- Radiation hard by design (TMR syntheses by design software)



© Fraunhofer FIRST 2011





FPGA Structure



© Fraunhofer FIRST 2011







Synchronizing Voter (FPGA Hardware)





Performance



Scalability of Object Detection on P4080





Software Structure

