

aicas Technology

Multicore Systems: Impact of the Programming Language





Dr. Fridtjof Siebert, CTO aicas GmbH ESA ESTEC ADCSS, 27th October 2011



```
int counter;

void increment()
{
   counter++;
}
```



```
int counter;

void increment()
{
    counter++;
    counter++;
}

r1 = counter;
r2 = r1 + 1;
counter = r2;
```





typical code sequence (C/C++ or Java)

One increment() can get lost!



```
int counter;
void increment()
{
  counter++;
}
```



```
int counter;
void increment()
{
   counter++;
}
```

- this code misses synchronization
- but on a single core, it practically always works!
- on a multicore, chances for failure explode!



Synchronization

solution: synchronize

```
int counter;
synchronized void increment()
{
   counter++;
}
```

- easy, problem solved.
- Or? See later.



What is the result of



What is the result of

```
int a, b; /* 32 bit, initially 0 */
```

Thread 1 Thread 2

```
b = a; a = -1;
```

?



What is the result of




What is the result of




Cache Structure

CPUs use local caches for performance





Cache Structure



- Modifications do not become visible immediately
- Modifications may be re-ordered
- Reads may refer to outdated (cached) data
- Reads may be re-ordered



```
long counter;
[...]
do
     {
        doSomething();
     }
while (counter < MAX);</pre>
```

- counter is incremented by parallel thread
- on a Multicore, changes to counter may not become visible!



- counter is incremented by parallel thread
- on a Multicore, changes to counter may not become visible!



Solution: volatile?

```
volatile long counter;
  [\ldots]
 do
      doSomething();
 while (counter < MAX);</pre>
works for Java
```



Solution: volatile?

```
volatile long counter;
  [..]
 do
      doSomething();
 while (counter < MAX);</pre>
works for Java
does not work for C!
```



We must understand the memory model!

- Memory model specifies what optimisations are permitted by the compiler or underlying hardware
- C/C++ programs have undefined semantics in case of race conditions
- Java defines a strict memory model



Java's memory model

- ordering operations are
 - synchronized block
 - accessing a volatile variable
- The presence of an ordering operation determines the visible state in shared memory



Java's memory model: Enforcing Order

- all reads are completed before
 - entering synchronized block, or
 - reading a volatile variable
 - read fence
- all writes are completed before
 - exiting a synchronized block, or
 - writing a volatile var
 - write fence



Java's memory model: Data Races

- data races are not forbidden in Java
 - you can use shared memory variables
 - your code has to tolerate optimizations
- examples
 - collecting debugging / profiling information
 - useful if occasional errors due to data races are tolerable



Shared memory communication

```
Ptr p;
boolean p_valid;
```

```
p = new Ptr();
p_valid = true;
```



Shared memory communication

```
Ptr p;
boolean p_valid;
```

Thread 1

```
p = new Ptr();
p_valid = true;
```



Thread 2

Shared memory communication

```
Ptr
        p;
boolean p_valid;
```

```
p = new Ptr();
                          if (p_valid)
p_valid = true;
                            p.call();
```



Shared memory communication

Thread 1



Shared memory communication

Thread 1

Thread 2

What may happen:



Shared memory communication

Thread 1

Thread 2

What may happen:

```
t1 = new Ptr();
t2 = true;
p_valid = t2;
p = t1;
```



Shared memory communication

Thread 1

Thread 2

What may happen:

```
t1 = new Ptr();
t2 = true;
p_valid = t2;
p = t1;
```

Writes reordered!



Shared memory communication

Thread 2

```
p = Ptr(); if (p_valid)
p_ = true; p.call();
```

What may happen:

```
t1 = new Ptr();
t2 = true;
p_valid = t2;
p = t1;
```

Writes reordered!



Shared memory communication

Thread 2

What may happen:

Writes reordered!

Reads reordered!



Shared memory communication

```
The add
p = Ptr();
p = true;

What may happen:

t1 = new Ptr();
t2 = true;
    if (p_valid)
p_valid = t2;
p = t1;
```

Writes reordered!

Reads reordered!



Shared memory communication



```
volatile Ptr p;
volatile boolean p_valid;
```

Thread 1

Thread 2

in Java



Shared memory communication

```
volatile Ptr p;
volatile boolean p_valid;
```

Thread 1

```
p = new Ptr();
p_valid = true;
in Java
```

```
if (p_valid)
p.call();
```



Shared memory communication

```
volatile Ptr
volatile boolean p_valid;
```

Thread 1

p = new Ptr(); p_valid = true; in Java

```
if (p_valid)
  p.call();
```



Shared memory communication

```
volatile Obj *p;
volatile boolean p_valid;
```

Thread 1

Thread 2

in C?



Shared memory communication

```
volatile Obj *p;
volatile boolean p_valid;
```

Thread 1

Thread 2

in C?

CPU may still reorder memory accesses!



Shared memory communication

```
volatile Obj *p;
volatile boolean p_valid;
```



in C?

CPU may still reorder memory accesses!



Shared memory communication

```
volatile Obj *p;
volatile boolean p_valid;
```



CPU may still reorder memory accesses!



Shared memory communication

```
volatile Obj *p;
volatile boolean p_valid;
```

Thread 1

Thread 2

How to fix it? Add memory fences!



Shared memory communication

```
volatile Obj *p;
volatile boolean p_valid;
```

Thread 1

Thread 2

How to fix it? Add memory fences!



Shared memory communication

```
volatile Obj *p;
volatile boolean p_valid;
```

Thread 1

Thread 2

How to fix it? Add memory fences!

42



Shared memory communication

```
volatile Obj *p;
volatile boolean p_valid;
```

Thread 1

Thread 2

```
p = malloc(..);
asm volatile(
    "sfence":::"memory");
p_valid = TRUE;
    "lfence":::"memory");
    p->f = ..;
}
```

How to fix it? Add memory fences!



Out-of-thin-Air

imagine this code

int
$$x = 0$$
, $n = 0$;

Thread 1

for (i=0; i<n; i++) x += f(i);</pre>

Thread 2



Out-of-thin-Air

imagine this code

int
$$x = 0$$
, $n = 0$;

Thread 1

Thread 2

can only print 42 in Java



Out-of-thin-Air: Introduction of Writes

loop optimization in C/C++

```
int x = 0, n = 0;
```

Thread 1

Thread 2



Out-of-thin-Air: Introduction of Writes

loop optimization in C/C++

```
int x = 0, n = 0;
```

Thread 1

Thread 2

can print o in C/C++



Out-of-thin-Air

imagine this code

int
$$x = 0$$
, $y = 0$;

Thread 1

r1 = x; y = r1;

Thread 2

$$r2 = y;$$
 $x = r2;$



Out-of-thin-Air

imagine this code

int
$$x = 0$$
, $y = 0$;

Thread 1

Thread 2

$$r2 = y;$$
 $x = r2;$

Expected result

$$x == 0; y == 0;$$

Only possible result in Java



Out-of-thin-Air: Optimization in C/C++

imagine this code

```
int x = 0, y = 0;
```

Thread 1

Thread 2

```
y = 42;
r1 = x;
x = r2;
if (r1 != 42)
y = r1;
```

Possible in new C++ MM. Results in

```
x == 42; y == 42;
```



- example: single-core app, 3 threads
- all threads synchronize frequently on the same lock




- example: single-core app, 3 threads
- all threads synchronize frequently on the same lock

```
while (true)
{
    synchronized (lock)
    {
        counter++;
    }
    doSomething();
}
```




example: single-core app, 3 threads






example: single-core app, 3 threads



on a multicore





- frequent synchronization can kill the performance
- typical non-RTOS will use heuristics to improve average performance
 - spin-lock for a short time
 - block after that



- can we avoid monitors?
- can we use lock-free algorithms?



Lock-free Algorithms

typical code sequence

```
do
    {
        x = counter;
        result = CAS(counter, x, x+1);
    }
while (result != x);
```



Compare-And-Swap Issues

typical code sequence



Lock-free library code

use of libraries helps

```
AtomicInteger counter = new AtomicInteger();
void increment()
{
   (void) counter.incrementAndGet();
}
```

- Code is easier and safer
- Hand-made lock-free algorithms are not for everyday development



Conclusion

- Code that runs well on single CPU may fail on a multicore
- Clear semantics of concurrent code is required for safe applications
- Performance of locks may be prohibitive
- Lock-free code is very hard to get right
- A reliable memory model and good concurrent libraries are basis for multicore development.



Questions?

0

0