

PMD, rationalisation and interface standardisation

Agenda

TEC-EPM ESA-ESTEC

Workshop at ESTEC, 3 and 4 October 2012, Escape Tennis Hall

PMD rationalisation and interface standardisation



Workshop objectives

- a. Identification of "items" of rationalisation within PMD domain, fulfilling a minimum set of qualifying features*
- b. Agreement on a logical path towards standardisation, where possible and convenient, of (power) electrical interfaces, functions and units for space applications in Europe, to be achieved with the cooperation of all main actors**

Applicability: institutional markets, but could be used for commercial space market too.

^{*} wide use, flexibility, recurrent utilisation, non-exclusive exploitation

^{**} unit/equipment manufacturers, Primes, ESA and possibly other European Agencies

Agenda, day 1, Oct 3rd 2012, PMD rationalisation opportunities

Welcome - H. Barde



2.	13:40-14:00	Introduction - F. Tonicello
3.	14:00-16:45	Presentations & discussion (20'+10') - moderators: M.M. Alfonso / F. Tonicello
	a. 14:00-14:30b. 14:30-15:00c. 15:00-15:30	Thales Alenia Space & CNES – <i>Modular PCDU</i> STM – <i>Integrated Current Limiter as a key example of rationalisation</i> Thales Alenia Space ETCA – <i>Digital Power Control as a potential aid to achieve better rationalisation of interfaces?</i>

15:30-15:45 Coffee break

- e. 15:45-16:15 3D-Plus *Building blocks for secondary power distribution and conversion units*
- f. 16:15-16:45 ESA on Eads Astrium and other inputs *Key areas and opportunities for PMD rationalisation*
- 4. 16:45-17:45 **Roundtable on rationalisation opportunities –** moderator: H. Barde; presenter: F. Tonicello
 - a. Key factors

13:30-13:40

1.

- b. Opportunities
- c. Challenges
- d. Mapping on landscape architectures
- 5. 17:45-18:00 **Wrap-up** F. Tonicello

Agenda, day 2, Oct 4th 2012, PMD interface standardisation opportunities



1.	9:00-9:15	Introduction - F.	Tonicello

- 2. 9:15-12:00 Presentations and discussions (20' + 10') moderator: F. Tonicello
 - a. 9:15-9:45 CNES *ISIS* initiative
 - b. 9:45-10:15 TERMA Key areas of LCL interface standardisation
 - c. 10:15-10:45 ASP *Proposed standardisation of Solar Array Regulator interfaces*
 - d. 10:45-11:00 Coffee break
 - e. 11:00-11:30 OHB Opportunities on standardisation from system level perspective
 - f. 11:30-12:00 SG SELEX Galileo approach for (power) electrical interfaces standardisation
- 3. 12:00-13:00 Roundtable on interface standardisation opportunities (part 1) see next chart
- 4. 13:00-13:45 Lunch
- 5. 13:45-15:30 Roundtable on interface standardisation opportunities (part 2) see next chart
- 6. 15:30-15:40 **Wrap-up -** F. Tonicello
- 7. 15:40-16:00 **Summary of workshop and way forward** H. Barde

Agenda, day 2, roundtable on PMD interface standardisation opportunities esa



- 12:00-13:00 Roundtable on interface standardisation opportunities (part 1) – details 1.
 - moderator: H. Barde; presenters: various
 - Objectives a.
 - Constraints b.
 - Specific issues & examples C.
 - Power system distribution, we are almost ready for I/F standardisation
 - S/C with unregulated bus, is an additional regulated bus interface convenient for platform items?
- Roundtable on interface standardisation opportunities (part 2) details 13:45-15:30
 - moderator: H. Barde; presenters: various
 - Specific issues & examples (continued) a.
 - Battery switch: single or double barrier? Relay, arm plug or other?
 - Contingency cases: standardisation of DNEL interface?
 - Diodes in series to all SA sections for centralised Solar Array Regulators with MPPT, or reliable S3R Shunt Stage
 - Umbilical battery conditioning & power bus supply series diodes
 - Interfaces between Battery and PCDU Battery Management (Power & Sensing)
 - What standardisation of (power) interfaces could bring b.
 - Specific example: CII interface
 - Which are the possible impacts and the risks involved C.
 - d. Possible workplan and frame
 - Is there consensus to start working on interface standardisation? e.





- 1. Proposed work plan: small steps, incremental approach as described in the TN you received in the invitation to this workshop
 - a. Define reference architecture
 - b. Collect...
 - c. Compare...
 - d. Assess...
 - e. Minimise... I/F datasheets






a. **Define** reference architecture:

establish the "borderlines" of the interfaces to be evaluated (it is sensible to take the most generic cases, widely applicable to

all satellites)








b. Collect:

after defining a common datasheet format, collect the most updated and complete interfaces datasheets available in your company (mostly a work to be done by procurement agents – Primes, Platform or Payload responsible).




The vehicle might be a common repository that can *immediately* be used as a reference document for new projects






- c. Assess differences
- d. Minimise as far as practical and possible interfaces of the same type











ASSESS

MINIMISE

Process to be elaborated and proposed as a new ECSS work item



PMD I/F standardisation – Workshop statistics



Participants External Internal						
Questionnaire response (externa	l participants only)					
Did the workshop meet your expectations?	Yes 78%	Partially 22%	Not 0%	in line with my expectations		
Are you satisfied with the workshop?	Very satisfied 7.4%	Satisfied 85.2%	Neutral 7.4%	Not satisfied 0%	Completely dissatisfied 0%	
Would you take part to Europea Work Group for (power) interfaces standardisation?	Yes 93%	No 7%				
Especially if the answer is negative, which are the relevant reasons?	The negative answers (two) come respectively from a university representative and from a Si foundry representative. It is clear that those two entities are not interested in the standardisation of (power) interfaces.					
Do you think that your company would adhere to a European Initiative for (power) interfaces standardisation?	Yes 89%	No 7%	There is one missing	reply, neither option	was selected.	