

### DARE+ - ASICS FOR EXTREMELY RAD HARD & HARSH ENVIRONMENTS

**FINAL PRESENTATION** 

9/12/2014

(40000104087/11/NL/AF)





Project overview and objectives

- Device Characterization and Analog Design Kit
- Library Elements
- **Application ASIC**
- Lessons Learned and Conclusions



#### Project overview and objectives

- Device Characterization and Analog Design Kit
- Library Elements
- **Application ASIC**
- Lessons Learned and Conclusions

### OVERVIEW/OBJECTIVES HISTORY DARE

DARE+ is a continuation of previous ESA contracts for library development for rad-hard library design using UMC 0.18µm technology

- Proof of concept (RHBD1, 14177/99/NL/FM)
- NSGU, Main Library Development (RHBD2, 14932/00/NL/DS)
- Radiation Hardening by Design (RHBD3, 15852/01/NL/FM)
- ASICs for Space, Fabricated with RHBD Library (LEONDARE, 19916/06/NL/JK)

## OVERVIEW/OBJECTIVES OBJECTIVES

This activity's objective is to provide a suitable and mixed-signal capable microelectronic technology with a well-established IP library for platform and payload elements of spacecrafts on JUICE and other missions. At the same time the maturity of the existing DARE 180nm platform will be increased and further demonstrated for applications in very harsh radiation environments up to I Mrad(Si).

Two test vehicles and an application chip will be designed and tested to reach the goal. The first test chip is to characterize the devices of the technology. The second test chip is to test the library elements. The objective of the Application ASIC is to demonstrate the implementation of basic reconfigurable building blocks for payload processing in DARE180 technology

## OVERVIEW/OB OVERVIEW



### OVERVIEW/OE OVERVIEW



### OVERVIEW/OBJECTIVES OVERVIEW

- Contributors
- imec
- Recore Systems
- Microtest s.r.l.
- Cyclotron Resource Centre at Louvain-la-Neuve
- Co60 at ESTEC
- ESA overview/guidance/support
- Boris Glass
- Richard Jansen
- Roland Trautner



Project overview and objectives Device Characterization and Analog Design Kit Library Elements Application ASIC Lessons Learned and Conclusions

# **DTV AND ADK STRUCTURES OVERVIEW**

- ► IV
- CV
- Matching
- Dicdaa RO Characterization and TID
- CC measurements have been done
   No
   Fiel in separate activity



DIODE

FIELD

NOISE

### ADK SEPTEMBER 2011

### ADK = Analog Development Kit Layout/schema pcell Cadence Virtuoso IC5 and IC6



#### LVS/PEX deck

### ADK APRIL 2012

Bug fixes

Added symbol, spectre and auCdl view to ELT pcell

Compute w of ELT transistor is now rounded to nearest nm.

Deprecated IC5 support

## ADK DECEMBER 2014

(Intermediate alpha releases done used in other activities)

- Rem > Poly crosses P+diffusion guard
- V2 c Nmos gate NOT enclosed
  - regic 
    I.8V Leaky STRAIGHT N+diffusion regions
  - layor > 3.3V Leaky STRAIGHT N+diffusion regions
- Rad
   I.8V Leaky ELT N+diffusion regions
- Impr > 3.3V Leaky ELT N+diffusion regions
  - trans Leaky Nwell-N+diffusion regions
  - avail: 
    Leaky Nwell-Nwell regions



Project overview and objectives Device Characterization and Analog Design Kit Library Elements Application ASIC Lessons Learned and Conclusions

## LIBRARY ELEMENTS STRUCTURES OVERVIEW



# LIBRARY ELEMENTS

# Single port compiler

Parameter	Minimum	Typical	Maximum	Unit
Junction Temperature	-55	27	145	°C
Supply Voltage	1.62	1.8	1.98	V
SRAM Size	256	-	262144	bits
Word Count	32	-	8192	words
Word Length	8	-	256	bits
Write Mask Granularity	8	-	-	bits
Operating Frequency	-	-	200	MHz

# Dual port compiler

Parameter	Minimum	Typical	Maximum	Unit
Junction Temperature	-55	27	145	°C
Supply Voltage	1.62	1.8	1.98	V
SRAM Size	256	-	262144	Bits
Word Count	32	-	8192	Words
Word Length	8	-	256	Bits
Write Mask Granularity	8	-	-	bits
Operating Frequency	-	-	>100	MHz

Tost structure	SEL Eurotional (	CELL	CET	TID		Tomp	
lest structure	JEL	Functional	<b>JEO</b>	3E I	Leakage	Functional	Temp
XICG cells	Χ	X				X	
LVDS with ECM	X	X				X	
I/O cells							
SSO	X	X				X	
Schmitt triggers	Χ	X					
ESD structures							
SRAM memory blocks	Χ	X	X		X	X	Χ
SRAM subcells	X	X			X	X	
PLL	Χ	X		X			
Linear voltage regulator	X	X		X		X	
Bandgaps	Χ	X			X	X	Χ
Switched voltage regulator	X	X				X	
Analog multiplexer	Χ	X					
Ring oscillators	X	X			X	X	
SEU test structures	Χ	X	X				
Countermeasures shift-	X	×			X	X	
registers	Λ						
SET test structures	X	X		X			

	CEI	SEL Eurotional SELL SET -		TID		Tomp	
lest structure	JEL	Functional	3EU	JE I	Leakage	Functional	Temp
XICG cells	X	X				X	
LVDS with ECM	X	X				X	
I/O cells		Avail	able @i	imec fo	or debug p	urposes	
SSO	X	X				X	
Schmitt triggers	X	X					
ESD structures	Available @imec for debug purposes						
	X	X	X		X	X	X
specs are verified in	X	X			X	X	
other activities	Χ	X		X			
Linear voltage regulator	X	X		X		X	
Bandgaps	X	X			X	X	Χ
Switched voltage regulator	X	X				X	
Analog multiplexer	X	X					
Ring oscillators	X	X			X	X	
SEU test structures	X	X	X				
Countermeasures shift- registers	X	x			X	x	
SET test structures	Χ	X		Χ			

Tost structure	CEI	SEL Eurotional SELL SET	CET	TID		Tomp	
lest structure	JEL	Functional	3EU	3E I	Leakage	Functional	Temp
XICG cells	X	X				X	
LVDS with ECM	X	X				X	
I/O cells		Avail	able @i	imec fo	r debug p	urposes	
SSO	X	X				X	
Schmitt triggers	X	X					
ESD structures	Available @imec for debug purposes						
SRAM memory blocks	X	X	Χ		X	X	Χ
SRAM subcells	X	X			X	X	
PLL	X	X		X			
Linear voltage regulator	X	X		X		X	
Bandgaps	X	X			X	X	X
Switched voltage regulator	X	X				X	
Analog multiplexer	X	X					
Ring oscillators	X	X			X	X	
SEU test structures	X	X	X				
Countermeasures shift- registers	x	x			X	x	
SET test structures	Χ	X		Χ			

	SSO	are in spec	but not easy	,	TID eakage Functional		
Test structure	to re	late to simi	ulation due	eakage			
			ulation due	Carage	Y unctional		
IVDS with ECM	to in	direct meas	surement		X		
	proc	edure		lohug r			
	·	<b>×</b>		tenug l	lebug purposes		
550	<b>X</b>	×			X		
Schmitt triggers	X	X					
ESD structures		Avai	lable @imec fo	r debug purposes			
SRAM memory blocks	X	X	X	Χ	X	Χ	
SRAM subcells	X	X		X	X		
PLL	X	X	X				
Linear voltage regulator	X	X	X		X		
Bandgaps	X	X		Χ	X	Χ	
Switched voltage regulator	X	X			X		
Analog multiplexer	X	X					
Ring oscillators	X	X		X	X		
SEU test structures	X	X	X				
Countermeasures shift- registers	X	×		x	X		
SET test structures	X	X	X				



Tost structure	SEI Eurotion	Eurotional	CELL CET		TID		Tomp	
lest structure	JEL	Functional	SEU	JE I	Leakage	Functional	Temp	
XICG cells	X	X			-	X		
LVDS with ECM	X	X				X		
I/O cells		Avail	able @i	imec fo	or debug p	urposes		
SSO	X	X				X		
Schmitt triggers	X	X						
ESD structures	Available @imec for debug purposes							
SRAM memory blocks	X	X	X		X	X	Χ	
SRAM subcells	X	X			X	X		
PLL	X	X		X				
Linear voltage regulator	X	X		X		X		
Bandgaps	X	X			X	X	Χ	
Switched voltage regulator	X	X				X		
Analog multiplexer	X	X						
Ring oscillators	X	X			X	X		
SEU test structures	X	X	X					
Countermeasures shift- registers	X	×			X	X		
SET test structures	Χ	X		Χ				

Tost structure	SEL Eurotional S	CELL	CET	TID		Tomp		
lest structure	JEL	Functional	SEU	JEI	Leakage	Functional	Temp	
XICG cells	X	X				X		
LVDS with ECM	X	X				X		
I/O cells		Avail	able @i	imec f	o <mark>r debug p</mark>	urposes		
SSO	X	X				X		
Schmitt triggers	X	X						
ESD structures		Available @imec for debug purposes						
SRAM memory blocks	X	X	X		X	X	X	
SRAM subcells	X	X			X	X		
PLL	X	X		Χ				
Linear voltage regulator	X	X		X		X		
Bandgaps	X	X			X	X	X/X	
Switched voltage regulator	X	X				Y		
Analog multiplexer	X	X			3.3V supply bandgap is			
Ring oscillators	X	X			according spec			
SEU test structures	X	X	X		1 9\/ cupply bandges need			
Countermeasures shift-	~	~						
registers	~	~			die-2-die variation			
SET test structures	Χ	X		X	improve	ment		



Project overview and objectives

- Device Characterization and Analog Design Kit
- Library Elements

**Application ASIC** 

Lessons Learned and Conclusions

## APPLICATION ASIC RECORE

Architecture + Verification Results

### APPLICATION ASIC SEE IRRADIATION TESTS

higher than isolated LTV bloc	KS –
SEU SRAM • Bad bardness bit DEE confirm	ed
Scan chains • non hardened cells in set/rese	t
SET ATPG Max cross-section full XentiumD	ΔRF
Functional seen is 4.10 <sup>-5</sup> cm <sup>2</sup>	
SEL Latch-up No latch-up seen on chip	



Project overview and objectives Device Characterization and Analog Design Kit Library Elements Application ASIC Lessons Learned and Conclusions

# **LESSONS LEARNED**

- •For the DTV delays were introduced due to measurements done in other activity. From the other side we learned that it is difficult to estimate resources needed for mixed-signal design, characterization and radiation testing if specs are investgated during the project. No ideal way seems available.
- •Combining functional validation/demo board and radiation load board did not save resources.

# **LESSONS LEARNED**

- •We think it is better to split such big activities in to two or three projects with less broad objectives for each.
- •Following Murphy's law taping a sub-optimal design will come back later. In this case, for XentiumDARE not maximum frequency could be reached for all benchmarks due to compromises made for layout of an area-, pinand timing-constrained design.

# CONCLUSIONS

A long journey has in the end resulted in a mature radiation hardened DARE180U library for full-custom analog (DTV) and mixed signal (LTV+AppIASIC) ASICs.