

#### A RADIATION TOLERANT LOW POWER SRAM COMPILER IN 65NM CMOS TECHNOLOGY





Specifications

Strategies applied

Architecture


Layout and compiler

Conclusion

### **TRIGGER SYSTEM IN LHC EXPERIMENTS**

CERN

- Single event is ~IMB data
- Collision rate 40 MHz ~40 TB/s of data
- not all events are interesting for physics
- The trigger system selects only interesting events
- reduces data shipped out of the experiments
- Average trigger rate ~100 kHz



# MOTIVATION


Trigger system evaluation  $\sim \mu s$ 

during: data is stored in a FIFO

FIFOs in front-end ASICs embedded as SRAM blocks

### LHC luminosity upgrade: stringent constraints to FE detector

- Low-power, fast data rates, small pixels, radiation-hard ...
- 65nm CMOS is the chosen technology









**Specifications** 

Strategies applied

Architecture

Layout and compiler

Conclusion

# **SPECIFICATIONS**

- Pseudo dual port behavior
- 65 nm technology with standard Vt devices
- 4 metal layers used
- Supply  $1.2V \pm 10\%$
- Power consumption 24uW/MHz (32Kbit)
- ► Temperature range: -40 ... I 25°C
- Max frequency 80 MHz
- TID hardening > 200 Mrad
- LET threshold > 15 MeVcm<sup>2</sup>/mg



Specifications


Strategies applied

Architecture

Layout and compiler


Conclusion

## **TIMING BEHAVIOR**



### Pseudo dual port

- I master clock
- 2 address inputs (R/W)
- I data port (I/O)



## LOW POWER

### Multiple techniques

- Split word lines
  - Global word lines
  - Local word lines with optimized buffer
- Discharge level of bit-lines reduced to 100mV
  - Timing optimized by self-timing (dummy memory)

# **RADIATION HARDENING**

### TID

- Minimum size MOS > DRC minimum
- p+ guard bands between n-type regions

### SEE

- Drive strength hardening
- DICE FF



Specifications


Strategies applied

Architecture


Layout and compiler

Conclusion

## ARCHITECTURE



word size



*#mosaic rows =* 

*current aspect ratio target aspect ratio* 

## **MEMORY BLOCK**

#### 2 flavors

- 512 words x 8 bits
  - 64 word lines
- I 28 words x 8 bits
  - 16 word lines

Split word line


Local optimized buffers

imec

13

8 bit interleaving

### **MEMORY CELL**



### Standard 6T cell

TID hardening:


Not minimal width of MOS

P+ guard band

Verified PVT

SNM > 18% of Supply voltage

## **DICE FLIP-FLOP**



Corner stone of SEU hardening

Output redundancy

A=C and B=D

c-Cell

Absorbs SEU by going high impedance

Location in the design:

- Stores addresses
- Stores I/O data



Specifications

Strategies applied


Architecture

Layout and compiler

Conclusion

## LAYOUT

- 2 dedicated floorplans
- I 28 words memory block
- 512 words memory block
- 2 SRAMs on test chip
- I 024 words x 32 bits ≈ 450µm x 380µm
- I 28 words x 8 bits ≈ 245µm x 70µm
- Post layout verified in all PVT corners



# COMPILER

- 2 layered system
- VDL for easy planning
  - Dimensions
  - Buffer size
- IL generates views
  - Modular structure

File Edit View Terminal Go Help IN IN SRAMeanpiler User Specifications # Words : 0 Word size : 0 Virtual SRAM design : OKI # of Rows : 0 Size # of 8bit columns : 0 Mosaic rows Buffer : 1 Virtual design Physical dimension estimation(um) Width : 1.00E0 Height : 5.00E00 Ratio : 0.2:1 Area : 5.00E00 Generators Status: layer Initialise : WAITING WAITING PVS WAITING Schematics WAITING LEF LIB WAITING Lavout : WAITING SRAM specification - Number of words (128,256,384,512,1024): JAVA **SKILL** PEX Implementation layer **Open Access** LEF LIB DOC database

## CONCLUSION

Presented the design of a SRAM compiler

- 65nm CMOS technology
- Pseudo dual port
- Low power
- Radiation hardened against TID and SEE
- 2 flavors in memory blocks for optimal scalability
- 2 layered compiler
  - Virtual design
  - Modular implementation layer