



A RADIATION TOLERANT LOW POWER SRAM COMPILER IN 65NM CMOS TECHNOLOGY



OUTLINE

Introduction

Specifications

Strategies applied

Architecture

Layout and compiler

Conclusion

TRIGGER SYSTEM IN LHC EXPERIMENTS

Single event is ~ 1 MB data



Collision rate 40 MHz

~ 40 TB/s of data

- ▶ not all events are interesting for physics

The trigger system selects only interesting events

- ▶ reduces data shipped out of the experiments
- ▶ Average trigger rate ~ 100 kHz



MOTIVATION

Trigger system evaluation $\sim \mu\text{s}$


during: data is stored in a FIFO

- ▶ FIFOs in front-end ASICs embedded as SRAM blocks

LHC luminosity upgrade:

stringent constraints to FE detector

- ▶ Low-power, fast data rates, small pixels, radiation-hard ...
- ▶ 65nm CMOS is the chosen technology



OUTLINE

Introduction

Specifications

Strategies applied

Architecture

Layout and compiler

Conclusion

SPECIFICATIONS

- ▶ Pseudo dual port behavior
- ▶ 65 nm technology with standard V_t devices
- ▶ 4 metal layers used
- ▶ Supply $1.2\text{ V} \pm 10\%$
- ▶ Power consumption $24\mu\text{W}/\text{MHz}$ (32Kbit)
- ▶ Temperature range: $-40 \dots 125^\circ\text{C}$
- ▶ Max frequency 80 MHz
- ▶ TID hardening $> 200\text{ Mrad}$
- ▶ LET threshold $> 15\text{ MeVcm}^2/\text{mg}$

OUTLINE

Introduction

Specifications


Strategies applied

Architecture

Layout and compiler


Conclusion

TIMING BEHAVIOR



Pseudo dual port

- ▶ 1 master clock
- ▶ 2 address inputs (R/W)
- ▶ 1 data port (I/O)



LOW POWER

Multiple techniques

- ▶ Split word lines

- Global word lines
- Local word lines with optimized buffer

- ▶ Discharge level of bit-lines reduced to 100mV

- Timing optimized by self-timing (dummy memory)

RADIATION HARDENING

TID

- ▶ Minimum size MOS $>$ DRC minimum
- ▶ p⁺ guard bands between n-type regions

SEE

- ▶ Drive strength hardening
- ▶ DICE FF

OUTLINE

Introduction

Specifications


Strategies applied

Architecture

Layout and compiler

Conclusion

ARCHITECTURE



ADDRESS DECODING

3 LSB : bit interleaving decoding
 INT-B : word line decoding
 1-2 MSB : row decoding



Aspect ratio improvement

$$\#mosaic\ rows = \sqrt{\frac{current\ aspect\ ratio}{target\ aspect\ ratio}}$$

MEMORY BLOCK

2 flavors

- ▶ 512 words x 8 bits

- 64 word lines

- ▶ 128 words x 8 bits

- 16 word lines


8 bit interleaving



Split word line

- ▶ Local optimized buffers

MEMORY CELL



Standard 6T cell

TID hardening:



- Not minimal width of MOS

- P+ guard band

Verified PVT

$SNM > 18\%$ of Supply voltage

DICE FLIP-FLOP



Corner stone of SEU hardening

Output redundancy

- ▶ $A=C$ and $B=D$

c-Cell

- ▶ Absorbs SEU by going high impedance

Location in the design:

- ▶ Stores addresses
- ▶ Stores I/O data

OUTLINE

Introduction

Specifications

Strategies applied

Architecture

Layout and compiler

Conclusion


LAYOUT

2 dedicated floorplans

- ▶ 128 words memory block
- ▶ 512 words memory block

2 SRAMs on test chip

- ▶ 1024 words x 32 bits $\approx 450\mu\text{m} \times 380\mu\text{m}$
- ▶ 128 words x 8 bits $\approx 245\mu\text{m} \times 70\mu\text{m}$
- ▶ Post layout verified in all PVT corners



COMPILER

2 layered system

▶ VDL for easy planning


- Dimensions
- Buffer size

Virtual design
layer

▶ IL generates views

- Modular structure

Implementation
layer



```
Terminal
File Edit View Terminal Go Help

=====
                      CERN
SRAM compiler
=====


User Specifications
# Words      : 0                Word size      : 0
=====

Virtual SRAM design
Size         : 0Kb              # of Rows     : 0
# of 8bit columns : 0          Mosaic rows   : 1
Buffer       : 1
=====

Physical dimension estimation(um)
Width        : 1.00E00          Height       : 5.00E00
Ratio        : 0.2:1           Area         : 5.00E00
=====

Generators Status:
Initialise   : WAITING          PVS          : WAITING
LEF          : WAITING          Schematics   : WAITING
LIB          : WAITING          Layout       : WAITING
=====

SRAM specification
- Number of words (128,256,384,512,1024):
```



CONCLUSION

Presented the design of a SRAM compiler

- ▶ 65nm CMOS technology
- ▶ Pseudo dual port
- ▶ Low power
- ▶ Radiation hardened against TID and SEE
- ▶ 2 flavors in memory blocks for optimal scalability
- ▶ 2 layered compiler
 - Virtual design
 - Modular implementation layer