



#### DARE User Day 2014-12-08 @ ESTEC, Noordwijk, the Netherlands

#### RADIATION-HARD & CRYOGENIC COMPANION CHIP FOR HIGH-END SCIENTIFIC IMAGE SENSORS











#### Outline

- About Easics
- Chip Requirements: ESA ITT
- Chip Architecture
- Digital Design using imec/ESA DARE library
- Test Setup
- Conclusions & Next Steps
- Q&A







Your System-on-Chip Design Services Partner since 1991



#### **About Easics**

Easics is a <u>System-on-Chip</u> design company, targeting designs in <u>FPGAs</u> and <u>digital</u> & mixed-signal <u>ASICs</u>.

Easics designs reliable and scalable high-performance & low-power embedded systems.

Located at the Arenberg Science Park, Leuven, Belgium

### 3 Pillars of Easics









#### **About Easics**

#### **Customers:**

- OEMs: electronics, optics, mechanics
- Semiconductor companies
- Analog / mixed-signal IC design houses

#### Markets:

imaging / image sensors, aerospace, industrial, medical / healthcare, multimedia, wireless & wired connectivity, broadcast, measurement equipment





## Why an ASIC ?

#### To operate imagers







[Z.Zhao.SDA'05]

#### **Analog domain**

Signal conditioning Analog to digital converters Regulated power supply Bias voltage/current references

#### **Digital domain**

Digital control core Memory & Clock Data Communication

2014-12-08





### Why an ASIC ?

2014-12-08

#### Camera Module







### ESA ITT AO/1-6814

- This development aims at providing the community with an IR imager companion ASIC
- Single chip solution, tailored to imagers (especially IR sensors)
  - Easy to control
  - Easy to integrate
- Support IR/CMOS/CCD detectors of multiple manufacturers and technologies (HgCdTe, InGaAs, ...)
- Able to drive multi-sensor/array systems
- Wide operating temperature range: 77K ... 300K
- Radiation hard
  - 1Mrad TID
  - 60MeVcm<sup>2</sup>/mg SEU / SEL, SET





## ESA ITT AO/1-6814

- "Prototype ASIC Development
- for Large Format NIR/SWIR Detector Array"
- To manage image sensor operation:
- Programmable sequencer: 32 programmable outputs, 8 levels of nesting
- Multi-channel pixel data digitization: 4-channel 16-bit ADC @ 100kHz
- ADC for imager health monitoring
- SPI interface for imager configuration
- 8 control outputs, 8 monitor/trigger inputs
- Voltage reference & bias generation (using DAC)
- SpaceWire / RMAP communication interface: 2 ... 200 Mbit/s
- System Clock: 0 ... 200 MHz





# **Block Diagram**



2014-12-08





Technology

- Foundry: UMC 180nm (1.8V, 3.3V)
- Digital design by <u>Easics</u>, using DARE library & <u>imec</u> physical design:
  - digital standard cells: gates + FFs + HIT FFs
  - SRAM memories
  - standard I/O cells
  - LVDS I/O cells
- Custom analog design by <u>Caeleste</u>





# Prototype ASIC Layout



area = 10mm x 10mm

2014-12-08



Sample ADC1. input 0



# Programmable Sequencer

Event <b>PIXCLK_H</b> :	OUT0 = 1
Event <b>PIXCLK_L</b> :	OUT0 = 0
Event SAMPLE:	sample input 0 of ADC 1
Event ENABLE_ON:	OUT1 = 1
Event ENABLE_OFF:	OUT1 = 0

Sequence <b>CLK_PULSE</b> : w	vait 100 ns;

Sequence PULSE_TRAIN: repeat 4 times: CLK_PULSE OUT0
Sequence <b>READOUT</b> : repeat 2 times: ENABLE_ON; PULSE_TRAIN; wait 100 ns; SAMPLE; wait 100 ns; ENABLE_OFF; wait 100 ns

2014-12-08





#### **Radiation Hardening**

Watchdogs, communication System Architecture Ð redundancy, ... ) ( **Increasing Abstraction** Redundancy (parity, hamming, TMR), scrubbing, watchdog, ASIC Architecture clock gating, frequency scaling Avoid asynchronous signals, Netlist TMR, increased drive strengts, ... Radiation hardened cells, e.g. Standard Cell Library HIT cell, IMEC DARE library Specific Radiation Tolerant processes, e.g. SOI (Silicon on Physical Insulator), Shielding





## **Design for Low Temperature**

- DARE is characterized down to -55°C (218K)
- DARE digital cells @ lower temperature:
  - Gates faster due to higher mobility:
     Hold time analysis after derating (adapted models)
  - Larger IR-drop due to higher current peaks: power grid!







Design for Low Temperature

- DARE SRAM, LVDS & std. I/O @ lower temp.
  - Backup registers for SRAM
- On-chip characterization structures
- Limited heat dissipation of the chip, to maintain low noise @ cooled imager





### **Test Setup**



2014-12-08





Conclusions

- Prototype ASICs available and demonstrated: Q2 2014
  - tested down to 77K
- Chip area is 1 cm<sup>2</sup>
- FPGA-based test setup:
  - using FMC plug-in cards for room temp & cryogenic temp testing
  - using Easics' hardware TCP/IP core to communicate with PC
- Digital DARE demonstrated at cryogenic temp (77K)
- Digital DARE combined with custom analog design

2014-12-08





## Next Steps towards Flight Models

- Further discussions on the requirements:
  - with instrument builders
  - with image sensor manufacturers
- ASIC design update:
  - digital section
  - analog section
- ADCs:
  - more channels: 32 ... 64 (?)
  - faster
- Irradiation testing





## Questions?

2014-12-08

#### Ramses Valvekens: ramses@easics.be