

Complementary Resistive Switch based Neuromorphic Associative Capacitive Network

L. Nielen^{1,2}, A. Siemon^{1,2}, S. Tappertzhofen^{1,2,3}, R. Waser^{1,2,4},
S. Menzel^{2,4}, E. Linn^{1,2}

¹ Institut für Werkstoffe der Elektrotechnik II, RWTH Aachen University, Germany

² JARA – Fundamentals of Future Information Technology

³ Department of Engineering, University of Cambridge, United Kingdom

⁴ Peter Grünberg Institut 7, Forschungszentrum Jülich GmbH, Jülich, Germany


21.01.2015

Outline

- Associative Capacitive Networks
 - a Neuronal application for non-volatile memories
- Complementary Resistive Switches (CRS)
 - a solution of the sneak path problem in passive ReRAM arrays
- Capacitive Readout of CRS cells
- CRS-based Associative Capacitive Network (ACN)
- Experimental ACN circuitry
- Simulative evaluation
- Summary

Associative Capacitive Network - Motivation


Artificial neuron model



- Information stored via capacitance value
 - Simultaneous activation function on all lines
 - Summarized output
- Content Addressable Memory

Problem with conventional ACNs:
Capacitances charge is volatile


CRS based solution:
non-volatile memory




- Applications area:
- Pattern recognition
 - Fast routing (reprogrammable lookup-tables)

Content Addressable Memories (CAM)


- Rewritable memory with lookup-table functionality
- Pattern matching in a single cycle



Classical SRAM based
CAM cell



10-T NOR-type CAM



9-T NAND-type CAM



- Conventional CAMs are implemented by SRAM core cells

→ drawbacks:

- static currents → high energy consumption
- large area demand

Complementary Resistive Switches (CRS)


Overcoming the Sneak Path Obstacle in passive resistive arrays



CRS


Two anti-serially connected elements

- Overall high cell resistance
 - No pattern dependency
 - Low static power losses
- No sneak paths



CRS state	Element A	Element B	resistance CRS
0	LRS	HRS	\approx HRS
1	HRS	LRS	\approx HRS
ON	LRS	LRS	LRS+LRS
OFF	HRS	HRS	>> HRS


Capacitive Read-out




NDRO

CRS cells offer a capacitive voltage divider property

- Both elements A and B are equal in terms of resistive switching
- But: capacitances differ (e.g. different areas)
- Capacitive read-out of the stored state



CRS-based Associative Capacitive Network



ACN – 2-bit Example

Stored pattern: 0 1 and negated pattern 1 0

HD=2: maximum output ($x_1 = '1' x_2 = '0'$)


HD=1: equal output for $x_1 = '0' x_2 = '0'$ and $x_1 = '1' x_2 = '1'$

HD=0: minimum output ($x_1 = '0' x_2 = '1'$)

[mismatch]


[50 % match]

[match]





Output voltage reflects Hamming Distance (HD)
→ Pattern matching

Fabrication of ACN Cells



Associative Capacitive Network

- $N \times 2M$ array of CRS devices
- green: stored template (T)
- yellow: stored negatives of T (\underline{T})
- input: vector X and \underline{X}



Fabrication of a μ -structure array

- Silicon wafer
- Platinum, Titanium and TiO_2 sputter deposition
- UV-lithography

Cell A: $24 \times 10 \mu\text{m}^2$



Cell B: $20 \times 20 \mu\text{m}^2$

- Die mounting in a 28 pin carrier
- Contacting via wedge-wedge bonding with gold wires
- Evaluation with an experimental circuitry


Experimental Setup for ACN Read-Out

Applying the search pattern


Generation of the search pattern by mechanical switches





Experimental Setup for ACN Read-Out



Impedance conversion on each word line



Experimental Setup for ACN Read-Out



Voltage-to-time conversion


→ HD detection via switching event

Experimental Results

Stored patterns:

	A	B	C	D	E	F	G	H
A	0	0	0	0	0	0	0	0
B	1	0	0	0	0	0	0	0
C	1	1	0	0	0	0	0	0
D	1	1	1	0	0	0	0	0
E	1	1	1	1	0	0	0	0
F	1	1	1	1	1	0	0	0
G	1	1	1	1	1	1	0	0
H	1	1	1	1	1	1	1	0


(a)





Experimental Results

Stored patterns:

	A	B	C	D	E	F	G	H
A	0	0	0	0	0	0	0	0
B	1	0	0	0	0	0	0	0
C	1	1	0	0	0	0	0	0
D	1	1	1	0	0	0	0	0
E	1	1	1	1	0	0	0	0
F	1	1	1	1	1	0	0	0
G	1	1	1	1	1	1	0	0
H	1	1	1	1	1	1	1	0



Memristive ECM model




$$I = I_{\text{ion}}(V, w) + I_{\text{Tu}}(V, w)$$


$$\dot{w} = C_1 \cdot I_{\text{ion}}$$

VerilogA core cell

(a)



(b)




$$D_A / D_B = 21 \text{ nm} / 14 \text{ nm} = 1.5 \quad (C_A / C_B = 1/1.5)$$

$$D_A / D_B = 24 \text{ nm} / 12 \text{ nm} = 2 \quad (C_A / C_B = 1/2)$$

$$D_A / D_B = 28 \text{ nm} / 7 \text{ nm} = 4 \quad (C_A / C_B = 1/4)$$

$$D_A / D_B = 30 \text{ nm} / 5 \text{ nm} = 6 \quad (C_A / C_B = 1/6)$$

ACN Array Simulations



- Memristive ECM model implementation with VerilogA (SPICE)
- Array simulations performed by Cadence Spectre

Features

- Complete write and search operation feasible
- Implementation of coupling capacitances
- Different device capacitance ratios

Size Effects & Power Consumption

Minimum voltage margin ΔV

- Increasing array size (i.e. pattern length)
 - voltage interval corresponding to HD decreases

Search energy demand



Only caused by charging currents in:

- cells
- parasitic capacitances

→ Power consumption scales with array size

ACN ($C_A/C_B = 1.5$)		SRAM-based	
32×64		$256 \dots 1024 \times 144$	
$8 F^2$	40nm	$120 \dots 1500 F^2$	$32 \dots 65 \text{ nm}$
4.69 aJ/bit/search		> 0.1 fJ/bit/search	

P. T. Huang; W. Hwang, *IEEE J. Solid-State Circuits*, 46, p. 507, (2011)
 A. T. Do, C. Yin et al, *IEEE J. Solid-State Circuits*, 49, p. 1487 (2014)



L. Nielen, A. Siemon et al., accepted *Jetcas*, (2015)

Summary


- **Neuromorphic** application for Memristive Random Access Memories was demonstrated
- An **Associative Capacitive Network** was fabricated
- Development of an **Experimental Setup** for ACN Evaluation
- **Proof-of-Concept:** The ACN shows the predicted behavior
- Study of arrays promises **Low Power Consumption**
- Fully parallel search within the range of **Nanoseconds** was demonstrated using a simple measurement setup

Advantages of CRS based ACN concept:


- Hamming Distance detection (similarity)
- Fully passive 2-CRS cell implementation – small area demand
- Non-volatile → No Refresh → Low Power Consumption
- No reprogramming → fast read access
- No requirement of constant voltage supply

**THANK YOU
FOR YOUR ATTENTION**

Content Addressable Memories (CAM)




10-T NOR-type CAM




9-T NAND-type CAM

Content Addressable Memories (CAM)



(a)



(b)

Content Addressable Memories (CAM)

TABLE I
PERFORMANCE COMPARISON OF PRIOR WORKS

	This work	[25]	[10]	[3]	[19]	[20]
Technology /Supply	65 nm /1.2V	130nm /1V	32nm/1V	65 nm/ 1V	65 nm/ 1V	130nm /1.2V
Search delay (ns)	1.07	0.9	0.145	1.92	0.6 (72 bits) 2.2 (240 bits)	3.5 ns
FOM (fJ/bit/search)	0.77	1.827	1.07	1.98	0.99	1.3
Normalized FOM*	1	1.09	2.48	2.37	1.2	0.65
Frequency	500 MHz	250 MHz	N.A	250 MHz	450	N.A
Chip area(mm^2)	0.125	1.4	N.A	99	0.078	N.A
Capacity	128×128	128×32	128×128	18 Mb	64x72	256x144


* Normalized FOM = FOM × (65 nm/technology node) × (1.2 V/VDD).

Content Addressable Memories (CAM)


TABLE I
FEATURES SUMMARY AND COMPARISONS

	Hybrid [19] (JSSC 2005)	PF-CDPD [15] (JSSC 2006)	Range Match [16] (ISSCC 2006)	Tree-style [17, 21] (JSSC 2008)	Charge Recycling [22] (ASSCC 2008)	This Work	
	Simulation	Test Chip Measurement					
configuration	1024x144	256x128	512x144	256x128	1024x144	256x144	
Technology	100 nm	0.18 μ m	0.13 μ m	0.18 μ m	0.18 μ m	65 nm	
Area (mm ²)	2.8x4.2 (chip)	1.21x0.56 (core)	1.5x1.7 (core)	0.84x0.92 (core)	3.67x0.98 (core)	1.01x0.43 (core)	
Supply voltage (V)	1.2 V	1.8 V	1.2 V	1.8 V	1.8V	1.0 V	
Search time (ns)	2.20 ns	2.10 ns	4.80 ns	1.56 ns	100MHz	0.38ns	400MHz
Energy metric (fJ/bit/search)	0.700	2.330	0.590	1.420	6.300	0.113	0.165
Normalized Search time T* (ns)	1.716	1.365	2.880	1.014	N.A.	0.380	N.A.
Normalized Energy metric E* (fJ/bit/search)	0.316	0.260	0.205	0.158	0.702	0.113	0.165


Content Addressable Memories (CAM)




5T-2R NOR-type CAM



7T-2R NOR-type CAM





6T-2R NOR-type CAM



7T-2R NAND-type CAM

VerilogA core cell



$$F = 40 \text{ nm}$$

$$C_{seg} = 2.76 \text{ aF} \quad \text{SiO}_2 \text{ as interline material } (\epsilon_r = 3.9)$$

$$R_{seg} = 0.86 \Omega$$


$$D_A / D_B = 21 \text{ nm} / 14 \text{ nm} = 1.5 \quad (C_A / C_B = 1/1.5)$$

$$D_A / D_B = 24 \text{ nm} / 12 \text{ nm} = 2 \quad (C_A / C_B = 1/2)$$

$$D_A / D_B = 28 \text{ nm} / 7 \text{ nm} = 4 \quad (C_A / C_B = 1/4)$$

$$D_A / D_B = 30 \text{ nm} / 5 \text{ nm} = 6 \quad (C_A / C_B = 1/6)$$

Monte Carlo Simulations



Probability function (p) of seven top match-lines with minimum HDs versus V_{ML} . The detection probability can be interpreted as p . In order to detect $HD=0$, (ML1), with $p=95\%$ chance, V_{TH} has to be around 1.5 V. Under these circumstances a successful detection over a range of outputs is achieved. If $HD=0$, the output is 1 with 95% probability. For $HD=1$, the output is 1 with 50% probability, while for $HD=2$ the probability for an output 1 is 10%. For $HD=3$, only a probability of 0.5% for observing an output 1 is given. The probability that output is 1 for $HD > 3$ tends to have negligible small values. Thus, $HD < 4$ are detectable with high probability.

Variable	Mean (μ)	Relative 3σ
Supply and input voltages	3 V	10%
Series resistors on each ML	100Ω	10%
Device thickness	20 nm	10%
Top electrode width	5 μ m	10%
Middle electrode width	10 μ m	10%
Bottom electrode width	15 μ m	10%
Load capacitor (C_{ML})	22 pF	10%
RRAM ON resistance (R_{ON})	1 k Ω	20%
RRAM OFF resistance (R_{OFF})	1 M Ω	20%

Probability–voltage distribution for seven outputs with $HD=0$ to 6 that correspond to ML₁ to ML₇. The solid blue line indicates V_{TH} in our test-bench circuit. Outputs with a voltage amplitude above the threshold voltage are treated as ‘hit’ and below that are treated as ‘miss’