EDHPC 2023 - European Data Handling & Data Processing Conference

Material Package

Added Since

Include only attachments uploaded after this date

Include*

Everything

Specific sessions

Specific contributions

Specific days

Sessions*

EDHPC Tutorial: Satellite Radio Frequency payloads and Instruments – Overview and challenges for data and signal processing

Session 7 - Satellite End-to-end data handling and processing architectures: ADHA

Session 9 - Satellite End-to-end data handling and processing architectures: Radio Frequency Payloads

Session 11 - Component Developments for OBDH Systems

Session 12 - OBDP: Radio Frequency Payloads

Session 15 - OBDP: Methodologies for On-Board Machine Learning

Session 17 - Buses, networks & protocols - Part I

Session 18 - OBDP: Technologies for OBP and AI Inference Acceleration

Session 22 - OBDH Hardware: New Developments in ICUs & DPUs - Part 2

Session 20 - Buses, networks & protocols - Part II

Session 26 - Buses, networks & protocols - Part IV

Session 27 - Microelectronics System-on-Chip Processors, Microcontrollers and FPGAs

Session 29 - Software for On-Board Data Handling and Processing

Session 31 - OBDH Hardware: New Developments in ICUs & DPUs - Part 4

Session 5 - Satellite End-to-end data handling and processing architectures: ADHA

Exhibition

Session 19 - OBDH Hardware: New Developments in On-Board Computers (OBCs)

Session 4 - OBDP: Novel Frameworks for On-Board Processing

Poster Session

Session 16 - OBDH Hardware: New Developments in ICUs & DPUs - Part 1

Session 21 - OBDP: Technologies for OBP and AI Inference Acceleration

Session 24 - OBDP: Technologies for On-Board Compression and Image Processing

Session 1 - Satellite End-to-end data handling and processing architectures: ESA Missions

Session 28 - OBDH Hardware: New Developments in ICUs & DPUs - Part 3

Session 30 - Microelectronics System-on-Chip Processors, Microcontrollers and FPGAs

Session 23 - Buses, networks & protocols - Part III

Keynote Presentations

Session 13 - Satellite End-to-end data handling and processing architectures: Small- and micro-satellites

Session 3 - Satellite End-to-end data handling and processing architectures: ESA Missions

Session 6 - OBDP: Advances in On-Board Processing for Visual Based Navigation and Monitoring

Session 8 - OBDP: AI Applications for On-Board FDIR (Failure Detection, Isolation, and Recovery)

Session 10 - Satellite End-to-end data handling and processing architectures: Industrialisiation

Session 14 - Radiation Tests and Evaluation for OBDH Systems

Session 32 - Software for On-Board Data Handling and Processing

DFTS

Session 2 - OBDP: On-Board Processing Applications and Usage in Missions

Session 25 - OBDH Hardware: New Developments in Mass-Memories

EDHPC Tutorial: Artificial Intelligence workflows for FPGA & SoC using a Deep Learning Processor

EDHPC Tutorial: Radiation Testing

EDHPC Tutorial - Lattice

EDHPC Tutorial - OBDP

DFTS

Include materials from selected sessions

Contributions*

1 Gbit to 64Gbit high Reliability Configuration solutions for the latest generation of FPGAs (in session "Session 11 - Component Developments for OBDH Systems")

64 Gbit Radiation Intelligent Memory Stack for Data Handling applications (in session "Session 11 - Component Developments for OBDH Systems")

A 22 nm 15 mW AI Accelerator to Enable On-Orbit Neural Network Inference for low-end CubeSats (in session "Poster Session")

A Block Partitioning Method for Region Exhaustive Test to Reduce the Number of Test Patterns and to Improve Gate Exhaustive Fault Coverage., Momona Mizota, Toshinori Hosokawa, Masayoshi Yoshimura and Masayuki Arai (in session "DFTS")

A Dual Camera System with AI enabled Imaging Control for Earth Observation Applications: A Feasibility Study (in session "Session 2 - OBDP: On-Board Processing Applications and Usage in Missions")

A fully automated framework to accelerate Deep Learning deployment on edge devices (in session "Poster Session")

A global solution for deterministic SpaceWire / SpaceFibre networks (in session "Session 23 - Buses, networks & protocols - Part III")

A hardware/software Design Space Exploration for Efficient Video Compression on ESA missions (in session "Session 24 - OBDP: Technologies for On-Board Compression and Image Processing")

A heterogeneous simulation platform with LEON5 and IEEE standard real-time operating system (in session "Session 32 - Software for On-Board Data Handling and Processing")

A High Efficiency, Versatile and Space Tolerant Point of Load based on Commercial Off-The Shelf Technologies - POLLUX (in session "Session 11 - Component Developments for OBDH Systems")

A Hitchhiker’s Guide to Neural Network Design for Onboard Deployment in Space (in session "Session 15 - OBDP: Methodologies for On-Board Machine Learning")

A Low-Cost Hardware Accelerator for CCSDS 123 Lossless Hyperspectral Image Compression., Wesley Grignani, Douglas Santos, Luigi Dilillo, Felipe Viel and Douglas Melo (in session "DFTS")

A Machine Learning-driven EDAC Method for Space-Application Memory (in session "DFTS")

A Modular, Reconfigurable and Portable Framework for On-Board Data Processing: Architecture and Applications (in session "Session 4 - OBDP: Novel Frameworks for On-Board Processing")

A new concept of Remote Interface Units (in session "Session 7 - Satellite End-to-end data handling and processing architectures: ADHA")

A novel multi-mission platform for the development of applications, services, and new satellite data algorithms directly in orbit and on-demand, the Italian In-Orbit Space Lab (in session "Session 4 - OBDP: Novel Frameworks for On-Board Processing")

A Practical Framework to Specify the Prototype Filters for the Analysis of Frequency Stacked Sub-bands (in session "Session 12 - OBDP: Radio Frequency Payloads")

A retrospective of some key European achievements in the domain of Spacecraft On-board Data Handling and Data Processing (in session "Keynote Presentations")

A Self Aware Security Approach for Real Time Neural Network Applications from Row Hammer Attacks in Multi FPGA Multi User Environment., Krishnendu Guha and Gouriprasad Bhattacharyya (in session "DFTS")

A Software Defined Radio for CCSDS 131.2-B protocol: exploiting Graphic Processing Unit accelerator for high performance data reception. (in session "Session 12 - OBDP: Radio Frequency Payloads")

A SpaceFibre Routing Switch for Distributed Payload Processing and Backplane Interconnect (in session "Session 20 - Buses, networks & protocols - Part II")

A synthetic image data generation pipeline for spacecraft fly-by scenarios (in session "Session 6 - OBDP: Advances in On-Board Processing for Visual Based Navigation and Monitoring")

Accelerated Deep-Learning inference on FPGAs in the Space Domain (in session "Session 9 - Satellite End-to-end data handling and processing architectures: Radio Frequency Payloads")

Accurate Soft Error Rate Evaluation Using Event-Driven Dynamic Timing Analysis., Georgios-Ioannis Paliaroutis, Pelopidas Tsoumanis, Dimitrios Garyfallou, Anastasis Vagenas, Nestor Evmorfopoulos and George Stamoulis (in session "DFTS")

Acinonyx: A Fault-tolerant High-performance Microprocessor in 28-nm FD-SOI for Long-term Space Missions (in session "Poster Session")

ADHA - Backplane Definition and Design (in session "Session 5 - Satellite End-to-end data handling and processing architectures: ADHA")

ADHA On-board Computer (OBC) Module (in session "Session 7 - Satellite End-to-end data handling and processing architectures: ADHA")

ADHA Status, Current Activities and Industrial Road Map (in session "Session 5 - Satellite End-to-end data handling and processing architectures: ADHA")

ADHA System Architecture and Unit Design (in session "Session 5 - Satellite End-to-end data handling and processing architectures: ADHA")

ADHA, an Agile Platform Enhancing New Satellite On-Board Data Processing Systems (in session "Session 5 - Satellite End-to-end data handling and processing architectures: ADHA")

Advanced and Safe Satellite Electronics Design by LCL Utilisation on Component Level (in session "Session 11 - Component Developments for OBDH Systems")

Advanced Ethernet Solutions for Space Applications (in session "Session 20 - Buses, networks & protocols - Part II")

Advancing Toward 7nm FinFET Rad-Hard FPGA for Future Space Applications (in session "Session 27 - Microelectronics System-on-Chip Processors, Microcontrollers and FPGAs")

After six months successful operations in low earth orbit: data processing system architecture and lessons learned from the LisR mission (in session "Session 22 - OBDH Hardware: New Developments in ICUs & DPUs - Part 2")

AI uses cases on EO satellites (in session "Session 2 - OBDP: On-Board Processing Applications and Usage in Missions")

AI-based On-board Reconfigurable FDIR and Lifetime Prediction for Constellations (in session "Session 8 - OBDP: AI Applications for On-Board FDIR (Failure Detection, Isolation, and Recovery)")

AI/ML Inference Engine Software for High-Reliability applications on Space Qualifiable Hardware (in session "Session 18 - OBDP: Technologies for OBP and AI Inference Acceleration")

Amethyst constellation OBC mass production (in session "Session 19 - OBDH Hardware: New Developments in On-Board Computers (OBCs)")

An Avionics Ecosystem for Small- and Micro-Satellites Based on ADHA 3U Modules (in session "Session 5 - Satellite End-to-end data handling and processing architectures: ADHA")

An efficient High-Volume Production Performance Screening using On-Chip Ring Oscillators., Tobias Kilian, Abhishek Sengupta, Daniel Tille, Martin Huch and Ulf Schlichtmann (in session "DFTS")

An Efficient Security Closure Methodology for EM-based Attacks on Power Grid Structures., Alexandra Takou, Pavlos Stoikos, Moysis Moysis, George Floros, Nestor Evmorfopoulos and Georgios Stamoulis (in session "DFTS")

An End-To-End Cubesat Data-Processing Chain for Module Development and Validation (in session "Session 13 - Satellite End-to-end data handling and processing architectures: Small- and micro-satellites")

An Estimation Method of Defect Types Using Artificial Neural Networks and Fault Detection Information., Natsuki Ota, Toshinori Hosokawa, Koji Yamazaki, Yukari Yamauchi and Masayuki Arai (in session "DFTS")

An Evaluation of a Testability Measure for State Assignment to Estimate Transition Fault Coverage for Controllers., Toshinori Hosokawa, Kyohei Iizuka and Masayoshi Yoshimura (in session "DFTS")

An Evaluation of Estimated Field Random Testability for Data Paths at Register Transfer Level Using Status Signal Sequences Based on k-Consecutive State Transitions for Field Testing., Yudai Toyooka, Haruki Watanabe, Toshinori Hosokawa and Masayoshi Yoshimura (in session "DFTS")

An In-Depth Description of the Radiation Data Package for the QLS1046-Space Edge Processing Module (in session "Session 14 - Radiation Tests and Evaluation for OBDH Systems")

An Overview of Machine Learning Techniques for on-board anomaly detection in satellite telemetry (in session "Session 8 - OBDP: AI Applications for On-Board FDIR (Failure Detection, Isolation, and Recovery)")

An overview of the electrical, electronic and on-board data handling architecture of the Ariel Payload (in session "Session 1 - Satellite End-to-end data handling and processing architectures: ESA Missions")

Analysis and Implementation of a Space Avionics Co-Processor for Deep Learning Acceleration (in session "Session 21 - OBDP: Technologies for OBP and AI Inference Acceleration")

Analysis and Improvement of Resilience for Long Short-Term Memory Neural Networks., Mohammad Hasan Ahmadilivani, Jaan Raik, Masoud Daneshtalab and Alar Kuusik (in session "DFTS")

Analyzing the Reliability of Alternative Convolution Implementations for Deep Learning Applications., Cristiana Bolchini, Luca Cassano, Antonio Miele, Alessandro Nazzari and Dario Passarello (in session "DFTS")

Application of AMD Versal Adaptive SoC to Radar Space Time Adaptive Processing and Beamforming Applications in Space (in session "Session 12 - OBDP: Radio Frequency Payloads")

Application of SpaceWire and SpaceFibre in GR765 (in session "Session 20 - Buses, networks & protocols - Part II")

Applying Model-Based Design and Model-Based Systems Engineering for High-Level Design and Verification in Space Applications (in session "Session 29 - Software for On-Board Data Handling and Processing")

APSoC: Reconfigurable SoC-based OBC for Future Telecom Applications (in session "Session 19 - OBDH Hardware: New Developments in On-Board Computers (OBCs)")

Architecture Design of a High-Performance Mass Memory Unit based on Xilinx Versal FPGA for Future Space Applications (in session "Session 25 - OBDH Hardware: New Developments in Mass-Memories")

Autonomy for On Orbit Service Assembly and Manufacture: A Smallsat Perspective (in session "Session 8 - OBDP: AI Applications for On-Board FDIR (Failure Detection, Isolation, and Recovery)")

Black-Box IP Validation with the SafeTI Traffic Injector: A Success Story., Francisco Fuentes, Sergi Alcaide, Raimon Casanova and Jaume Abella. (in session "DFTS")

Built-in Software Obfuscation for Protecting Microprocessors against Hardware Trojan Horses., Alessandro Palumbo, Marco Ottavi and Luca Cassano (in session "DFTS")

Case-Study for Integration of COTS SoC Devices in Reliable Space Systems for On-Board Processing (in session "Session 28 - OBDH Hardware: New Developments in ICUs & DPUs - Part 3")

CCSDS121-based High-Performance Hardware Architecture for Real-Time Data Compression (in session "Session 24 - OBDP: Technologies for On-Board Compression and Image Processing")

Challenges for the board implementation of VERSAL ACAP on a space board (in session "Session 28 - OBDH Hardware: New Developments in ICUs & DPUs - Part 3")

Challenges in Machine Learning Techniques to Estimate Reliability from Transistors to Circuits (in session "DFTS")

Characterisation of RFSoC Gen 3 data converters for satellite RF payloads (in session "Poster Session")

Characterization of a Fault-Tolerant RISC-V System-on-Chip for Space Environments (in session "DFTS")

CO2M Payload Data Handling Subsystem (in session "Poster Session")

Comparing Ext4 and ZFS for Onboard Data Processing: A Systematic Mapping and Experimental Evaluation (in session "Session 25 - OBDH Hardware: New Developments in Mass-Memories")

Computing platform technologies of interest for the European Space industry (in session "Keynote Presentations")

COTS GPU Processor Development for On-board Demonstration (in session "Session 13 - Satellite End-to-end data handling and processing architectures: Small- and micro-satellites")

Current state and next generation of a systolic array SoC in space (in session "Session 27 - Microelectronics System-on-Chip Processors, Microcontrollers and FPGAs")

Data Center in Space (DCiS) (in session "Session 10 - Satellite End-to-end data handling and processing architectures: Industrialisiation")

DDSR: An Online GPGPU Instruction Decoder Error Detecting and Correcting Architecture., Raghunandana K K, Yogesh Prasad K R, Matteo Sonza Reorda and Virendra Singh (in session "DFTS")

Design of an Edge Computing Space Board through the example of a Reference Design based on Quad ARM® Cortex®-A72 processing module (in session "Session 28 - OBDH Hardware: New Developments in ICUs & DPUs - Part 3")

Development of the CREOLE ASIC and the Next-Generation On-Board Computer (in session "Session 30 - Microelectronics System-on-Chip Processors, Microcontrollers and FPGAs")

DHS architecture for HERA Deep Space Mission (in session "Session 3 - Satellite End-to-end data handling and processing architectures: ESA Missions")

ECSS Compliance using Model-Based Design: A Vision-Based Navigation System on an FPGA (in session "Session 6 - OBDP: Advances in On-Board Processing for Visual Based Navigation and Monitoring")

ECSS-E-ST-50-15C update - CAN FD evaluation (in session "Poster Session")

EDGX-1: A New Frontier in Onboard AI Computing with a Heterogeneous and Neuromorphic Design (in session "Poster Session")

Efficient High Data Rate Networking Using Remote Direct Memory Access Over SpaceFibre (in session "Session 20 - Buses, networks & protocols - Part II")

Efficient In-Orbit CNN Updates (in session "Session 15 - OBDP: Methodologies for On-Board Machine Learning")

Electrical Architecture and Harness Enhancements (in session "Session 3 - Satellite End-to-end data handling and processing architectures: ESA Missions")

Embedded cloud segmentation using AI : Back on years of experiments in orbit on OPS-SAT (in session "Poster Session")

End-to-end data collection, handling and processing for JUICE RPWI LP: from hardware to L1a science data products (in session "Poster Session")

End-to-end data processing architecture of the ESA exo-planet hunting mission PLATO (in session "Session 1 - Satellite End-to-end data handling and processing architectures: ESA Missions")

Enhanced Computational Storage Device-based Artificial Intelligence-Triage subsystem (in session "Session 15 - OBDP: Methodologies for On-Board Machine Learning")

EnSAFe: Enabling Sustainable SoC Security Auditing using eFPGA-based Accelerators., Mridha Md Mashahedur Rahman, Shams Tarek, Kimia Zamiri Azar and Farimah Farahmandi (in session "DFTS")

Error Rate Estimation of DDR4-SDRAM Buffers in Space Mass Memories (in session "Poster Session")

ESA Mission Classification: focus on RHA tailoring & recommendations for COTS projects (in session "EDHPC Tutorial: Radiation Testing")

EUFRATE: a High-Perfomance Reconfigurable Architecture for Radiation-hardened Telecom Payloads (in session "Session 9 - Satellite End-to-end data handling and processing architectures: Radio Frequency Payloads")

Evaluating the Computational Capabilities of Embedded Multicore and GPU Platforms for On-Board Image Processing (in session "Session 24 - OBDP: Technologies for On-Board Compression and Image Processing")

Evaluating the Impact of Aging on Path-Delay Self-Test Libraries., Lorena Anghel, Riccardo Cantoro, Michele Portolan, Sandro Sartoni and Matteo Sonza Reorda (in session "DFTS")

Exploration of System-on-Chip Secure-Boot Vulnerability to Fault-Injection by Side-Channel Analysis., Clément Fanjas, Aboulkassimi Driss, Jessy Clédière and Simon Pontié (in session "DFTS")

Exploring Key Aspects of Soft GPGPU Computing for On-board Acceleration of Artificial Intelligence Algorithms in Space Applications (in session "Session 18 - OBDP: Technologies for OBP and AI Inference Acceleration")

Fault Secured JPEG-Codec Hardware Accelerator with Piracy Detective Control using Secure Fingerprint Template. Rahul Chaurasia, Abhinav Reddy Asireddy and Anirban Sengupta (in session "DFTS")

Fault tolerance of memristor-based neural networks: a comparative study between formal and spiking neural networks (in session "DFTS")

Flight hardware optimization through modularity and building blocks (in session "Session 10 - Satellite End-to-end data handling and processing architectures: Industrialisiation")

GPU@SAT, the AI enabling ecosystem for on-board satellite applications (in session "Session 18 - OBDP: Technologies for OBP and AI Inference Acceleration")

GR716: LEON3 mixed-signal rad-hard microcontroller (in session "Session 30 - Microelectronics System-on-Chip Processors, Microcontrollers and FPGAs")

GR740 PCM - ADHA Compliant Next Generation Processing Module (in session "Session 7 - Satellite End-to-end data handling and processing architectures: ADHA")

GR765: SPARC and RISC-V Multiprocessor System-on-Chip (in session "Session 27 - Microelectronics System-on-Chip Processors, Microcontrollers and FPGAs")

Gradient Descent Iterative Correction Unit for Fixed Point Parity Based Codes., Oana Boncalo and Alexandru Amaricai (in session "DFTS")

Graph-theoretic Optimizations for Spacecraft Communications Networks (in session "Session 26 - Buses, networks & protocols - Part IV")

GRLIB: VHDL IP library for fault-tolerant SoC (in session "Session 30 - Microelectronics System-on-Chip Processors, Microcontrollers and FPGAs")

Hardening a Real-Time Operating System for a Dependable RISC-V System-on-Chip (in session "DFTS")

Hardware Accelerated Backprojection Algorithm on UltraScale SoC-FPGA for On-Board SAR Image Formation (in session "Session 12 - OBDP: Radio Frequency Payloads")

Hardware Trojans of Computing-In-Memories: Issues and Methods (in session "DFTS")

Hardware-Software co-design demonstrator for space applications on a Virtual Platform (in session "Session 32 - Software for On-Board Data Handling and Processing")

High dependability DHS, in orbit operations (in session "Session 3 - Satellite End-to-end data handling and processing architectures: ESA Missions")

High-Level Synthesis-Based On-board Payload Data Processing considering the Roofline Model (in session "Session 21 - OBDP: Technologies for OBP and AI Inference Acceleration")

Highly Efficient Layered Syndrome-based Double Error Correction Utilizing Current Summing in RRAM Cells to Simplify Decoder, Shruti Dutta, Sai Charan Rachamadugu Chinni, Abhishek Das and Nur Touba (in session "DFTS")

Highly-Parameterised CGRA Architecture for Design Space Exploration of Machine Learning Applications Onboard Satellites (in session "Session 18 - OBDP: Technologies for OBP and AI Inference Acceleration")

ICUS – ADHA ICU System Controller Module Concept (in session "Poster Session")

Image Degradation in Time Due to Interacting Hot Pixels., Glenn Chapman, Li-Yu Wu, Israel Koren, Zahava Koren and Klinsmann J. Coelho Silva Menes (in session "DFTS")

Implementation and Reliability Evaluation of a Vector Extension for a RISC-V System-on-Chip (in session "DFTS")

Improving the Detection of Hardware Trojan Horses in Microprocessors via Hamming Codes., Alessandro Palumbo, Luca Cassano, Pedro Reviriego and Marco Ottavi (in session "DFTS")

In Retrospect: Implementing a Custom SpaceWire Driver (in session "Poster Session")

Inference and Evaluation of Deep Convolutional Neural Networks on Microchip’s Hardware Accelerator VectorBlox (in session "Session 21 - OBDP: Technologies for OBP and AI Inference Acceleration")

IngeniArs IP Cores for on-board high-speed data interfaces (in session "Session 23 - Buses, networks & protocols - Part III")

Insight4EO Architecture to Support Onboard AI Multiapplications from the End-User (in session "Session 4 - OBDP: Novel Frameworks for On-Board Processing")

Intelligent Space Camera for On-Orbit AI-Driven Visual Monitoring Applications (in session "Session 6 - OBDP: Advances in On-Board Processing for Visual Based Navigation and Monitoring")

Investigating the effect of approximate multipliers on the resilience of a systolic array DNN accelerator., Salvatore Pappalardo, Ali Piri, Annachiara Ruospo, Ian O'Connor, Bastien Deveautour, Alberto Bosio and Ernesto Sanchez (in session "DFTS")

Iterative Mitigation of Insecure Resource Sharing Produced by High-level Synthesis., Zahin Ibnat, Hadi Mardani Kamali and Farimah Farahmandi (in session "DFTS")

JPL Ingenuity Mars Helicopter (in session "Keynote Presentations")

Low-Precision Floating-Point for Efficient On-Board Deep Neural Network Processing (in session "Session 15 - OBDP: Methodologies for On-Board Machine Learning")

Machine Learning Space Applications using RC64 Rad Hard Manycore Processor (in session "Session 22 - OBDH Hardware: New Developments in ICUs & DPUs - Part 2")

Mechanically Pumped Loop as Heatsink Solution for Advanced Onboard Data Processors (in session "Session 31 - OBDH Hardware: New Developments in ICUs & DPUs - Part 4")

Meteosat Third Generation: Data Handling Architecture of a State-of-the-Art GEO Meteorological Satellite (in session "Session 1 - Satellite End-to-end data handling and processing architectures: ESA Missions")

Model-Based Design and Rapid Prototyping of Distributed Real-Time Applications based on Time-Triggered Ethernet (in session "Session 23 - Buses, networks & protocols - Part III")

Modernization of Radiation Hardness Assurance Methods for SoC/FPGA Space Applications (in session "EDHPC Tutorial: Radiation Testing")

Modular Avionics Test Bench (in session "Session 13 - Satellite End-to-end data handling and processing architectures: Small- and micro-satellites")

Multi-Purpose COTS-based Edge AI Computing Platform for Small Satellite Mission Optimization (in session "Session 14 - Radiation Tests and Evaluation for OBDH Systems")

Mytikas demonstration of NG-Ultra with DDR4 for high memory bandwidth (in session "Poster Session")

Neutron Radiation Tests of the NEORV32 RISC-V SoC on Flash-Based FPGAs., Kevin Böhmer, Bruno Forlin, Carlo Cazzaniga, Paolo Rech, Gianluca Furano, Nikolaos Alachiotis and Marco Ottavi (in session "DFTS")

New rad-hard high frequency PLL synthesizer IC (in session "Poster Session")

New Space Challenges: Unique Scalable Solutions (in session "Session 30 - Microelectronics System-on-Chip Processors, Microcontrollers and FPGAs")

NG-Ultra Application Development Ecosystem (in session "Poster Session")

NimbleAI: Designing Neuromorphic Sensors to go where Human Eyes can’t (in session "Session 31 - OBDH Hardware: New Developments in ICUs & DPUs - Part 4")

OBC-Ultra, the rad-hard NG-Ultra-based On Board Computer for future applications (in session "Session 19 - OBDH Hardware: New Developments in On-Board Computers (OBCs)")

OBPMark and OBPMark-ML -- On-Board Processing Computational Benchmarks for Space Appliactions and Results (in session "Session 4 - OBDP: Novel Frameworks for On-Board Processing")

Olympe NG-Ultra based processor board demonstrator test results and lessons learnt (in session "Session 16 - OBDH Hardware: New Developments in ICUs & DPUs - Part 1")

On Attacking Scan-based Logic Locking Schemes., Govind Rajhans Jadhav, Sonali Shukla and Virendra Singh (in session "DFTS")

On Board Data Analysis and Realtime Information System (in session "Session 29 - Software for On-Board Data Handling and Processing")

On the Prediction of Hardware Security Properties of HLS Designs Using Graph Neural Networks., Amalia-Artemis Koufopoulou, Athanasios Papadimitriou, Aggelos Pikrakis, Mihalis Psarakis and David Hely (in session "DFTS")

On the resilience of representative and novel data formats in CNNs (in session "DFTS")

On-Board Anomaly Detection on a Flight-Ready System (in session "Session 8 - OBDP: AI Applications for On-Board FDIR (Failure Detection, Isolation, and Recovery)")

On-board Control Unit for Space Experiments (in session "Poster Session")

On-Board Data Handling Architectures, towards integration and modularity. (in session "Session 10 - Satellite End-to-end data handling and processing architectures: Industrialisiation")

On-board data processing for meteor detection on SLAVIA mission (in session "Session 2 - OBDP: On-Board Processing Applications and Usage in Missions")

On-Board Processing for Communication Satellites – Principles and Challenges (in session "Session 9 - Satellite End-to-end data handling and processing architectures: Radio Frequency Payloads")

On-Chip Sensors Data Collection and Analysis for SoC Health Management (in session "DFTS")

P/L Data Handling and File Management Solution for Sentinel Expansions High Performances Missions (in session "Session 25 - OBDH Hardware: New Developments in Mass-Memories")

Panorama of Airbus DS Space Products France data handling products and technologies (in session "Poster Session")

Partial Triple Modular Redundancy (TMR) Method for Fault-Tolerant Circuit based on HITS Algorithm., Yu Xie, Wen-Yue Yu, Ning Zhang, He Chen and Yi-Zhuang Xie (in session "DFTS")

Payload Computer based on PolarFire SoC (in session "Poster Session")

Pelican: Radiation-tolerant Computational Storage (in session "Session 25 - OBDH Hardware: New Developments in Mass-Memories")

Performance and Radiation testing of the Coral TPU co-processor for AI onboard satellites (in session "Session 14 - Radiation Tests and Evaluation for OBDH Systems")

Performance Evaluation of Space-Grade FPGA Architectures (in session "Poster Session")

Photonic Digital Data Handling at Airbus: From High End Definition to Component Technologies (in session "Session 17 - Buses, networks & protocols - Part I")

picoRTU-System: Distributed, Modular, Intelligent Remote Terminal Unit System (in session "Session 16 - OBDH Hardware: New Developments in ICUs & DPUs - Part 1")

Prediction of geomagnetic events from solar wind data using Deep Learning (in session "Poster Session")

Proposal and Investigation of a Next Generation Launcher Communication System Based on Time Sensitive Networking Technology (in session "Session 17 - Buses, networks & protocols - Part I")

QuardTropy: Detecting and Quantifying Unauthorized Information Leakage in Hardware Designs using g-entropy., Hasan Al-Shaikh, Mohammad Bin Monjil, Kimia Zamiri Azar, Farimah Farahmandi, Mark Tehranipoor and Fahim Rahman (in session "DFTS")

Rad-hard Repeater, Multiplexer and Switch IC for High-Speed Communication (in session "Session 20 - Buses, networks & protocols - Part II")

Radiation evaluation of LEON5FT/NOEL-VFT demonstrator on STM 28nm-FDSOI technology platform (in session "Session 14 - Radiation Tests and Evaluation for OBDH Systems")

Radiation Mitigation Techniques – Reference Designs (in session "EDHPC Tutorial: Radiation Testing")

Radiation Test Results Demonstrating Operate-through Capability of an ESA Application Using Software Mitigation on a COTS GPU (in session "Session 14 - Radiation Tests and Evaluation for OBDH Systems")

Radiation Testing Talk (in session "EDHPC Tutorial: Radiation Testing")

Radiation Testing, Mitigation Techniques & RHA Tutorial Introduction (in session "EDHPC Tutorial: Radiation Testing")

RC-IJTAG: A Methodology for Designing Remotely-Controlled IEEE 1687 Scan Networks., Payam Habiby, Sebastian Huhn and Rolf Drechsler (in session "DFTS")

Redundant imaging payload data processing system based on a heterogeneous MPSoC (in session "Session 22 - OBDH Hardware: New Developments in ICUs & DPUs - Part 2")

Reference Implementations for Machine Learning Application Benchmark (in session "Session 18 - OBDP: Technologies for OBP and AI Inference Acceleration")

Reliability Assessment of High Data Rate cPCI Serial Space Connectors (in session "Session 7 - Satellite End-to-end data handling and processing architectures: ADHA")

Reliability of Computing-In-Memories: Threats, Detection Methods, and Mitigation Approaches (in session "DFTS")

RHA, COTS and their application to new space products (in session "Keynote Presentations")

Robust Machine Learning Systems For Dependable Space Applications (in session "Session 2 - OBDP: On-Board Processing Applications and Usage in Missions")

Robust Reconfiguration of Routing Interconnection Network in APSoC Devices (in session "Poster Session")

SASL-JTAG: A Light-Weight Dependable JTAG., Senling Wang, Shaoqi Wei, Jun Ma, Hiroshi Kai, Yoshinobu Higami, Hiroshi Takahashi, Akihiro Shimizu, Xiaoqing Wen and Tianming Ni (in session "DFTS")

SEE mitigation techniques for complex COTS digital devices (in session "EDHPC Tutorial: Radiation Testing")

Self-Calibrating Electronic Controller for Satellite Quantum Entanglement Source (in session "Session 31 - OBDH Hardware: New Developments in ICUs & DPUs - Part 4")

Serval: A new chapter of on-board data processing with Versal ACAP-based units (in session "Poster Session")

Simulation Methodology for Assessing X-Ray Effects on Digital Circuits (in session "DFTS")

Single-Event Effects – Basic Mechanisms and Testing of Complex Devices (in session "EDHPC Tutorial: Radiation Testing")

SmallSat payload Control and Data Processing unit (in session "Session 16 - OBDH Hardware: New Developments in ICUs & DPUs - Part 1")

SMOS HR Correlator architecture Processing Study (in session "Session 9 - Satellite End-to-end data handling and processing architectures: Radio Frequency Payloads")

Soft-SoC Robustness Evaluation using X-Rays: a Case Study and Differences with other Beams (in session "DFTS")

Software Based Routing on Satellites - Redundant IP Packet Routing Architecture on Commercial Hardware with Traffic Prioritization (in session "Session 17 - Buses, networks & protocols - Part I")

Solar Orbiter Data Handling Lessons Learned (in session "Session 1 - Satellite End-to-end data handling and processing architectures: ESA Missions")

Spaceflight software validation for future mission applications supported by multicore platforms (in session "Session 29 - Software for On-Board Data Handling and Processing")

SpaceWire Based Reconfiguration and Redundancy Management of COTS Based Highly Integrated Onboard Computer (in session "Session 19 - OBDH Hardware: New Developments in On-Board Computers (OBCs)")

SpaceWire/SpaceFibre Analyser Real-Time (SpaceART) system extension to the Wizardlink Protocol (in session "Session 17 - Buses, networks & protocols - Part I")

Standardization concepts for CubeSat applications (in session "Session 13 - Satellite End-to-end data handling and processing architectures: Small- and micro-satellites")

Testing and Reliability of Spiking Neural Networks: A Review of the State-of-the-Art (in session "DFTS")

TESTING ENVIRONMENT DEDICATED FOR TSN DETERMINISTIC NETWORKING BASED ON COTS DEVICES (in session "Session 23 - Buses, networks & protocols - Part III")

Testing of Computing-In Memories: Faults, Test Algorithms, and Design-for-Testability (in session "DFTS")

The Application Software of the Ariel Instrument Control Unit (in session "Session 29 - Software for On-Board Data Handling and Processing")

The Development of an Onboard Processing Environment within the Flexible and Intelligent Payload Chain Sub-system for Small EO Satellites (in session "Session 4 - OBDP: Novel Frameworks for On-Board Processing")

The High-Performance Single Board Computer for Space Vehicles (in session "Session 22 - OBDH Hardware: New Developments in ICUs & DPUs - Part 2")

The METASAT Hardware Platform: A High-Performance Multicore, AI SIMD and GPU RISC-V Platform for On-board Processing (in session "Session 27 - Microelectronics System-on-Chip Processors, Microcontrollers and FPGAs")

The Radiative Transfer Equation inversion on FPGA. The case of the Photospheric Magnetic field Imager (in session "Poster Session")

The Universal Processing Module – Standardised Hardware for State of the Art Radar Data Conversion and Data Processing (in session "Session 12 - OBDP: Radio Frequency Payloads")

Third Generation On Board Computer within the Advanced Data & Power Management System (in session "Session 19 - OBDH Hardware: New Developments in On-Board Computers (OBCs)")

Time Sensitive Networking (TSN) as reliable communications bus for micro-launchers (in session "Session 23 - Buses, networks & protocols - Part III")

Towards a Comprehensive SET Analysis Flow for VLSI Circuits using Static Timing Analysis., Christos Georgakidis, Dimitris Valiantzas, Stavros Simoglou, Iordanis Lilitsis, Nikolaos Chatzivangelis, Marko Andjelkovic, Christos Sotiriou and Milos Krstic (in session "DFTS")

Towards a Parallel Benchmark for Space Applications: Distributing OBPMark's Image Processing (in session "Poster Session")

Towards On-Board Image Compression using Vector-Quantized Auto Encoders (in session "Session 24 - OBDP: Technologies for On-Board Compression and Image Processing")

Towards the Extension of FPG-AI Toolflow to RNN Deployment on FPGAs for On-board Satellite Applications (in session "Session 21 - OBDP: Technologies for OBP and AI Inference Acceleration")

Tradeoff Between Performance and Reliability in FPGA Accelerated DNNs for Space Applications (in session "Session 21 - OBDP: Technologies for OBP and AI Inference Acceleration")

Uncovering hidden vulnerabilities in DNNs through evolutionary-based Image Test Libraries., Vittorio Turco, Annachiara Ruospo, Gabriele Gavarini, Ernesto Sanchez and Matteo Sonza Reorda (in session "DFTS")

Unified roadmap for new generation platform DHS (in session "Session 10 - Satellite End-to-end data handling and processing architectures: Industrialisiation")

Versal Space Reference Design : First Design-In Experiences (in session "Session 28 - OBDH Hardware: New Developments in ICUs & DPUs - Part 3")

Vision Based Lunar Landing using RC64 Rad Hard DSP/ML Manycore Processor (in session "Session 6 - OBDP: Advances in On-Board Processing for Visual Based Navigation and Monitoring")

Welcome and Introduction (in session "Keynote Presentations")

X ray nanoprobe for fault attacks and circuit edits on 28-nm integrated circuits (in session "DFTS")

YPSat’s On-Board Computer & Data Handling (in session "Poster Session")

Include materials from selected contributions

Events scheduled on*

01/10/2023

02/10/2023

03/10/2023

04/10/2023

05/10/2023

06/10/2023

Include materials from sessions/contributions scheduled on the selected dates