TEC-ED & TEC-SW Final Presentation Days - December 2016

Name: TEC-ED & TEC-SW Final Presentation Days - December 2016
Start: 2016-12-06T08:00:00+01:00
End: 2016-12-07T18:15:00+01:00
Location: ESA/ESTEC

6–7 Dec 2016

ESA/ESTEC

Europe/Amsterdam timezone

Final Presentation Days
Timetable
Speaker List
Registration
Accommodation
Participant List
Venue & Practical Information
Future Events (Mailing List)

Support

kathleen.gerlo@esa.int
+31 715 65 37 81

CLP: Control Loop Processor, Architectural Design, Verification and FPGA prototypes

6 Dec 2016, 11:30

45m

Newton 2 (ESA/ESTEC)

Newton 2

ESA/ESTEC

Keplerlaan 1 2201 AZ Noordwijk The Netherlands

Mr Marco Ruiz (SABCA)

Abstract

04_-_CLP.pdf

Presentations

04a_-_CLP_-_Intro_TO.pdf

04b_-_CLP.pdf

Choose timezone

TEC-ED & TEC-SW Final Presentation Days - December 2016

Support

Speaker

Presentation materials