9–11 Apr 2018
European Space Research and Technology Centre (ESTEC)
Europe/Amsterdam timezone
PLEASE READ ME: public presentations (made available by the presenters) posted on website - for the presentations not available and/or password protected, a public version was not made available by the presenters.

Design and Prototype Wireless Communications Systems on FPGA/SoC platforms

Not scheduled
20m
Newton 1 and 2 (European Space Research and Technology Centre (ESTEC))

Newton 1 and 2

European Space Research and Technology Centre (ESTEC)

Keplerlaan 1 2201AZ Noordwijk ZH The Netherlands

Speaker

Mr Stephan van Beek (MathWorks)

Description

New applications of wireless communications are growing rapidly – everything is getting connected. Also new standards are emerging such as: 5G, Vehicle-to-vehicle (V2V) and –to-everything (V2X), Narrowband IoT (NB-IoT), 802.11ac, 802.11ah, etc. and this requires adaptability. The ability to adapt requires a way to quickly design, simulate, prototype and upgrade in the field: software-defined radio is perfect for this With this example, we demonstrate how to design, test and implement a QPSK receiver: - Validating system requirements early through simulation - Real-world testing using radio I/O - Test and verify using FPGA-in-the-Loop techniques (Microsemi FPGAs) - Fast prototyping using C and HDL code generation

Summary

New applications of wireless communications are growing rapidly – everything is getting connected.

Also new standards are emerging such as: 5G, Vehicle-to-vehicle (V2V) and –to-everything (V2X), Narrowband IoT (NB-IoT), 802.11ac, 802.11ah, etc. and this requires adaptability.

The ability to adapt requires a way to quickly design, simulate, prototype and upgrade in the field: software-defined radio is perfect for this

With this example, we demonstrate how to design, test and implement a QPSK receiver:
- Validating system requirements early through simulation
- Real-world testing using radio I/O
- Test and verify using FPGA-in-the-Loop techniques (Microsemi FPGAs)
- Fast prototyping using C and HDL code generation

Primary author

Mr Stephan van Beek (MathWorks)

Presentation materials

There are no materials yet.