SEFUW: SpacE FPGA Users Workshop, 5th Edition

Material Package

Added Since

Include only attachments uploaded after this date

Include*

Everything

Specific sessions

Specific contributions

Specific days

Sessions*

FPGA Vendors

Industrial Experiences

Tools Vendors

Reconfiguration

FPGAs: High Performance

Design Flow

Fault Tolerance Methodologies and Tools

Artificial Intelligence/Machine Learning

High Level Synthesis and Model Based Design

Poster Session

Include materials from selected sessions

Contributions*

1Gb to 64Gb High reliability configuration solutions to boot the last generation of FPGAs (3D Plus) (in session "Industrial Experiences")

A Technology-Independent Toolflow for Automating AI Deployment on FPGAs for On-board Satellite Applications (University of Pisa) (in session "Artificial Intelligence/Machine Learning")

Accelerated Deep-Learning inference on FPGAs in the Space Domain (ADS) (in session "Industrial Experiences")

AMD XQR Versal™ Adaptive Compute Acceleration Platforms for Space Applications (in session "FPGA Vendors")

ARIETIS project, an example of NG-Medium usage (EREMS) (in session "Industrial Experiences")

CNES status on Nanoxplore developments (in session "Industrial Experiences")

Comparison of COTS FPGA in Middle Earth Orbit and Nuclear Laboratory Environment (MEO- FPGA) (University of Maribor) (in session "Fault Tolerance Methodologies and Tools")

Continuous Integration in Space: An Approach to Automated Qualification of In-Orbit Experiments (Fraunhofer IIS) (in session "Reconfiguration")

Custom made cameras for deep space navigation and long-range detection (Sodern) (in session "Industrial Experiences")

Deep Learning acceleration using a Model-Based Design workflow in secure in-flight HW/SW reprogrammable System-on-Chip (GMV) (in session "Artificial Intelligence/Machine Learning")

Design on NG-ULTRA FPGAs using a HLS-to-Bitstream design flow (TAS) (in session "Industrial Experiences")

Designing a low-latency Fail-operational motor controller for space on industrial-grade FPGAs (Watt&Well) (in session "Industrial Experiences")

EDA Tools for the analysis and mitigation of radiation effects on FPGAs (Politecnico di Torino) (in session "Fault Tolerance Methodologies and Tools")

Enhancements on Fault Injection for Xilinx 7 Series and UltraScale+ SRAM-Based FPGAs (Universidade Federal do Rio Grande do Sul) (in session "Fault Tolerance Methodologies and Tools")

Estimating the Error Rates of Xilinx Zynq-7000 APSoCs in Space Radiation Environments (University of Piraeus) (in session "Poster Session")

Evolving the NG-ULTRA SoC and the NG-LARGE SoC software ecosystem (FentISS) (in session "Industrial Experiences")

Extending and improving the Bambu high-level synthesis tool in the context of the HERMES project (Politecnico di Milano) (in session "High Level Synthesis and Model Based Design")

FPGA developments in Airbus products (in session "Industrial Experiences")

FPGA- and Flash-based mass memory system: architectures, implementations, industry projects and future trends (DSI-AS / TU Braunschweig) (in session "Poster Session")

FPGAs Enabling New Capabilities for Space (Microchip Technology) (in session "FPGA Vendors")

FPGAs usage in some science projects at IRAP (in session "Industrial Experiences")

Frontgrade FPGA's (in session "FPGA Vendors")

Getting Started with OSVVM, VHDL's #1 Verification Methodology (SynthWorks Design) (in session "Design Flow")

GRLIB VHDL IP Library (Frontgrade Gaisler) (in session "Industrial Experiences")

High-Performance UVM Verification IP for SpaceWire Codec (IngeniArs & Univ. of Pisa) (in session "Industrial Experiences")

Image Recognition for Space Applications using Deep Learning on FPGAs & SoCs (Mathworks) (in session "Artificial Intelligence/Machine Learning")

Improving Design Quality by Static Code Analysis (Adiuvo Engineering Training) (in session "Industrial Experiences")

In-Orbit Artificial Intelligence and Machine Learning for Space Applications : Versal Space Reference Design : First Design-In Experiences (Spacechips) (in session "Artificial Intelligence/Machine Learning")

Intel’s Solution for Fast and Efficient Inference (in session "Poster Session")

Kintex UltraScale FPGAs with Radiation-Hardened ARM Companion Microcontrollers (Technical University of Munich) (in session "Fault Tolerance Methodologies and Tools")

Lighter than Lite - Lightweight IP Interconnects for Modular FPGA Design and use in the CO2M MAP Instrument (TAS UK) (in session "Industrial Experiences")

Linty: Fix HDL bugs before they even exist (Linty Services) (in session "Tools Vendors")

New generation of NanoXplore rad-hard SoC FPGA (in session "FPGA Vendors")

New Open Source Design Verification Tools from YosysHQ (in session "Tools Vendors")

Open source reconfigurable processing system for novel high-performance space applications (U. Politecnica de Madrid / Airbus CRISA) (in session "FPGAs: High Performance")

Payload Control & Data Processing Unit for SmallSats (Technolution B.V.) (in session "Poster Session")

Practical and economic considerations for improving the reliability of FPGA-based control systems for space applications using a hybrid design approach (VORAGO Technologies) (in session "Poster Session")

Real Number Gradient Descent Decoding for Fault Tolerant Linear DSP Transforms (in session "Poster Session")

SEFUW Intro - Opening Remarks

SoC-based architecture for high-security Satellite Quantum Communication (University of Padova) (in session "FPGAs: High Performance")

SpaceFibre and image compression on RTG4 FPGA (Syderal Polska) (in session "FPGAs: High Performance")

SpaceFibre and SpaceWire IP Cores for the next generation of radiation-tolerant FPGAS (Star-Dundee) (in session "Industrial Experiences")

Strategies for reliable on-board reconfiguration of FPGAs (R3FPGA) (DSI / TU Braunschweig / Hensoldt Sensors) (in session "Reconfiguration")

Using eFPGA for LEON2-FT instruction set extensions (Daiteq) (in session "Reconfiguration")

UVVM: A game changer for efficient FPGA verification and good FPGA quality (EmLogic) (in session "Design Flow")

Verification of a CCSDS121-based data compression IP core through fuzzing (U. Palmas de Gran Canaria / U. Autonoma Barcelona) (in session "Design Flow")

Verification Strategy of Multi-FPGA Systems (Airbus CRISA) (in session "Design Flow")

Include materials from selected contributions

Events scheduled on*

14/03/2023

15/03/2023

16/03/2023

Include materials from sessions/contributions scheduled on the selected dates