14–16 Mar 2023
European Space Research and Technology Centre (ESTEC)
Europe/Amsterdam timezone
Presentations available

Session

FPGAs: High Performance

15 Mar 2023, 17:15
Erasmus High Bay (European Space Research and Technology Centre (ESTEC))

Erasmus High Bay

European Space Research and Technology Centre (ESTEC)

Keplerlaan 1 2201AZ Noordwijk ZH The Netherlands

Conveners

FPGAs: High Performance

  • Florent Manni (CNES (DSO/TB/ET))
  • Lucana Santos Falcon (Moltek Consultants Ltd. for European Space Agency)

Presentation materials

There are no materials yet.

  1. Dawid Linowski (Syderal Polska Sp. z o.o.)
    15/03/2023, 17:15
    FPGAs: High Performance

    As on-board payload complexity and generated data volume increases, the demand for high-throughput data transfer becomes crucial. Higher transfer speeds are required between payload modules (to process data) but also between payload and platform (to store data before sending back to Earth). One of the standard interfaces to achieve this task is SpaceFibre - a multi-Gbps, on-board network...

    Go to contribution page
  2. Dr Alfonso Rodriguez (Universidad Politecnica de Madrid)
    15/03/2023, 17:40
    FPGAs: High Performance

    The increasing requirements in cost and performance for the NewSpace approach combined with the radiation tolerance capability demanded in space systems have created the need to develop high-performance, low-cost, fault-tolerant systems for space missions. Unfortunately, although radiation-hardened devices meet the radiation tolerance requirements, these devices may not always meet performance...

    Go to contribution page
  3. Dr Andrea Stanco (Department of Information Engineering, University of Padova)
    15/03/2023, 18:05
    FPGAs: High Performance

    We present a System-on-a-Chip (SoC) architecture, based on Field Programmable Gate Array (FPGA), suitable for satellite quantum communication which exploits a COTS board, the ZedBoard by AvNet. Beside granting a very high flexibility thanks to its Zynq-7000 SoC, including both an FPGA and a CPU, this architecture allows to implement a “1-random-1-qubit” encoding where a unique random number,...

    Go to contribution page
Building timetable...